Provably Efficient and Scalable Shared-Memory Graph Algorithms
for Static, Dynamic, and Streaming Graphs
(Thesis Proposal)

Laxman Dhulipala

Computer Science Department
Carnegie Mellon University
ldhulipa@cs.cmu.edu

Thesis Committee
Guy E. Blelloch (Chair)
Umut Acar
Phillip B. Gibbons
Vahab Mirrokni (Google Research)
Julian Shun (MIT)
Abstract

Parallel graph algorithms are important to a variety of computational disciplines today due to the widespread availability of large-scale graph-based data. Existing work that processes very large graphs restricts itself to static graphs and uses distributed memory, which often requires large computational and hardware cost, while still being prohibitively slow. This thesis will argue that shared-memory algorithms and techniques can solve a wide range of fundamental problems on very large static, dynamic, and streaming graphs quickly, provably-efficiently, and scalably, using a modest amount of computational resources.

The first part of this thesis will focus on efficient parallel graph processing. We will propose the Graph Based Benchmark Suite, which contains provably-efficient implementations of over 20 fundamental graph problems. Our implementations solve these problems on the largest publicly available graph, the WebDataCommons hyperlink graph, with over 200 billion edges, in a matter of seconds to minutes. We will then introduce techniques to efficiently process graphs that are stored on non-volatile memory (NVRAMs). Compared to existing results in the literature for the WebDataCommons graph, both our shared-memory and non-volatile memory implementations use orders of magnitude fewer resources, and in many cases also run an order of magnitude faster than existing distributed memory codes.

The second part of this thesis will focus on algorithms and systems for dynamic and streaming graphs. We will work in the Parallel Batch-Dynamic model, which allows algorithms to ingest batches of updates and exploit parallelism. We will describe algorithms for forest-connectivity connectivity, and for maintaining low-outdegree orientations in this model. Next, we will turn to practical data structures and algorithms for representing graphs that change over time. We design a dynamic graph representation based on a new compressed purely-functional tree data structure, called a C-tree, which admits provably-efficient parallel batch updates. Compared to existing work, our dynamic graph representation scales to much higher update rates, while using significantly less memory. Based on these ideas, we propose a new graph-streaming system called Aspen, and show that using Aspen, we can concurrently update and analyze the WebDataCommons hyperlink graph on a single commodity multicore machine with a terabyte of main memory.
1 Introduction

In recent years, due to a wealth of applications to prediction, clustering, and information retrieval tasks, graph processing has become an important tool in many computational fields, such as biology and economics, as well as at companies such as Google, Facebook, and LinkedIn. Graphs that are available today contain billions of vertices, and hundreds of billions of edges, and often change over time, for example as a new transaction occurs in a financial network, or due to a road closure in a transportation network.

Due to the importance of analyzing and understanding such graphs, considerable effort over the past decade has been devoted to processing very large graphs, much of it on distributed and external memory systems. However, there is almost no existing work that processes very large graphs using shared-memory. There are two likely reasons. First, representing large graphs in standard formats can require a prohibitive amount of memory. Second, it is unclear how to achieve high performance for a number of fundamental problems, such as connectivity, minimum spanning forest, and strong connectivity, amongst many others. Although work-efficient algorithms for these problems exist, it is unknown whether they are practical, or if they scale to large graphs.

Representing and processing graphs that change over time raises additional challenges. First, it is unclear how to store such graphs in a memory-efficient format that supports fast updates. Additionally, it is important that the updates can be batched and internally parallelized, which enables scaling to very high update rates. Finally, it is unclear how to dynamically maintain properties of such graphs while exploiting batching and parallelism.

Therefore, work in the literature by and large restricts itself to static graphs, uses distributed or external memory, and focuses on a stable of simple problems. Unfortunately, existing distributed-memory solutions are extremely resource inefficient, and existing disk-based solutions are often unacceptably slow. A pressing question then, is how to design parallel algorithms for both static and dynamic graphs that achieve good performance for a diverse set of problems on a single machine, using a modest amount of RAM.

We will study this question by studying the following three topics, split across two main parts. The first part (1) will focus on provably-efficient parallel graph algorithms, and the second part (2 and 3) will focus on provably-efficient parallel dynamic and streaming algorithms/systems.

1. Provably Efficient Parallel Graph Algorithms We will design efficient frameworks and algorithmic techniques for developing shared-memory implementations for more than 20 fundamental graph problems. We will also study these algorithms in a theoretical model capturing read-write asymmetry, and show their efficiency on NVRAM-equipped systems, thereby showing how to scale to graphs whose edges cannot be stored in memory.

2. Batch-Dynamic Algorithms We study fundamental basic problems in the Parallel Batch-Dynamic model. We will design algorithms for problems such as forest connectivity, general connectivity, and low-outdegree orientation, and experimentally evaluate these algorithms.

3. Graph Streaming We will describe a practical and provably-efficient graph-streaming system, Aspen, based on a new compressed purely-functional tree data structure called a \( C \)-tree. We will extend Aspen to handle very large attributed graphs as well as graphs whose edges cannot be stored in memory by using NVRAM.

Thesis statement: Shared-memory parallel graph algorithms can solve a diverse set of fundamental problems on large static, dynamic, and streaming graphs quickly, provably-efficiently, and scalably, all at low cost due to using only a modest amount of computational resources.
Outline.

- Section 2 motivates our work single-machine shared-memory graph analytics, summarizes the work in this thesis that is already completed in this area, and proposes two new projects that fit under the scope of this topic, on a large-scale benchmark for connectivity algorithms, and fast, memory-efficient algorithms for the $k$-Truss problem.

- Section 3 introduces the Batch-Dynamic and Parallel Batch-Dynamic models, and provides motivation for proposing these new models. It then summarizes the finished work on this topic, and proposes a new project on efficiently computing low-outdegree orientations in the parallel batch-dynamic setting.

- Section 4 describes new algorithms and systems in the graph-streaming setting. It discusses motivation for this emerging area of graph-processing systems, and presents our recent work on efficient parallel data structures for efficiently updating a dynamic graph, and introduces Aspen, a new graph-streaming system with good empirical performance and strong provable bounds on its performance. We will end this section by discussing a proposed new project that extends Aspen to graphs that are larger-than-memory.

Finally, we will present a tentative schedule for completing the proposed work and writing the Thesis in Section 5, and conclude with some thoughts about the thesis statement in Section 6. We provide some shared notation, and detailed description of the parallel models considered in this work in Appendix A.

Acknowledgements. The results discussed in this thesis proposal are the result of close collaboration and interaction with many wonderful people. I am truly grateful to Guy Blelloch, who is an incomparable advisor, researcher and role model, to Julian Shun, who has inspired and helped me throughout every stage of this journey, to my talented and dedicated collaborators, and to my friends who generously discussed many ideas—both research-related and not—with me. I am especially grateful for my family, who have unfailingly supported me in life.

2 Provably-Efficient Parallel Graph Algorithms

Overview. The first topic of this thesis is on designing and implementing fast shared-memory graph algorithms that scale to very large graphs on a single machine. This topic will be split into three sub-parts, united by the theme of designing provably-efficient parallel graph algorithms for shared-memory systems. By provably-efficient, we mean that the algorithms have provable bounds on their work and depth. The gold-standard is to obtain a work-efficient parallel graph algorithm (i.e., one which performs asymptotically the same amount of work as the fastest sequential algorithm) with poly-logarithmic depth, and most of the algorithms studied in this thesis are in fact work-efficient NC algorithms.

The first part will study a family of graph problems such as $k$-core, weighted breadth-first search, and approximate set cover that can all be expressed using bucketing. These algorithms all maintain a dynamic mapping between vertices and a set of buckets, which is updated over the algorithm’s execution. We will design a high-level framework called Julienne that admits simple codes that achieve high performance compared to existing, fairly complicated codes for these problems.

The second part will study a collection of 20 fundamental graph problems, ranging from connectivity problems such as undirected connectivity, minimum spanning forest, biconnectivity, and strong connectivity, to covering, or symmetry breaking problems like maximal independent set,
maximal matching, and graph coloring, amongst many others. We will implement efficient parallel graph algorithms for all of these problems using only simple fork-join primitives, similar to those used in Cilk. Our contributions from this part of the thesis will be made publicly available as the Graph Based Benchmark Suite (GBBS), a problem-based benchmark suite for graph problems.¹

<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Connectivity Problems</td>
<td>Low-Diameter Decomposition, Connected Components, Biconnected Components, Strongly Connected Components, Spanning Forest, Minimum Spanning Forest</td>
</tr>
<tr>
<td>Covering Problems</td>
<td>Maximal Independent Set, Maximal Matching, Graph Coloring, Approximate Set Cover</td>
</tr>
<tr>
<td>Substructure Problems</td>
<td>$k$-Core, $k$-Truss, Approximate Densest Subgraph, Triangle Counting</td>
</tr>
<tr>
<td>Eigenvector Problems</td>
<td>PageRank</td>
</tr>
</tbody>
</table>

Table 1: 22 important graph problems considered in the Graph Based Benchmark Suite (GBBS), covering a broad range of techniques and application areas.

A full list of the problems studied in this part of the thesis can be found in Table 1. An important aspect of this work is the fact that the algorithms implemented span a broad range of techniques and application areas. For example, we consider not only shortest-path problems, but also a wide family of connectivity problems. We also consider certain $\mathcal{P}$-complete problems which may seem “hopeless” to parallelize, but in practice offer ample parallelism on real-world instances (and obtain good speedups, relative to fast sequential implementations). The diversity of the problems studied in this thesis should be viewed in contrast to the current state-of-affairs in distributed and external graph algorithms, where work frequently only considers a handful of problems which are usually expressible as iterated matrix-vector products. We note that in many of these cases, our implementations are the first publicly-available parallel implementations of algorithms for these problems.

The third part will study how to apply our ideas and techniques to graphs that do not fit within the DRAM of a single machine. Instead of assuming that the graph is stored on disk, we consider storing graphs on an emerging class of NVRAM technologies, which are byte-addressible, and are likely to be cheaper, as well as offer higher memory-density and capacity than DRAMs. A challenge of these new technologies is to overcome an asymmetry between reads and writes—write operations to NVRAMs are more expensive than reads in terms of energy and throughput. We observe that most graphs found in practice are sparse, but still tend to have many more edges than vertices, often from one to two orders of magnitude more. Due to this fact, we assume that the system contains enough DRAM to store the vertices, but not all of the edges, which are stored on NVRAM. To study what problems can be studied efficiently under this restriction, we define a model called the Parallel Semi-Asymmetric Model (PSAM), which consists of a shared asymmetric large-memory with unbounded size that can hold the entire graph, and a shared symmetric small-memory with $O(n)$ words of memory. We study many of the problems considered in the second part of this thesis in the PSAM model and show that they are work-efficient in the new model. Finally, we perform an experimental evaluation of our algorithms on Intel’s Optane DC Persistent Memory and show that our algorithms achieve performance comparable to state-of-the-art DRAM implementations, and are significantly faster than existing graph-processing systems that support NVRAMs.

¹https://github.com/ldhulipala/gbbs
2.1 Related Work

Efficient Parallel Graph Algorithms. Parallel graph algorithms have received significant attention since the start of parallel computing, and many elegant algorithms with good theoretical bounds have been developed over the decades (e.g., [159, 97, 114, 7, 175, 127, 144, 93, 53, 141, 126, 71, 25, 122]). A major goal in parallel graph algorithm design is to find work-efficient algorithms with polylogarithmic depth. While many suspect that work-efficient algorithms may not exist for all parallelizable graph problems, as inefficiency may be inevitable for problems that depend on transitive closure, many problems that are of practical importance do admit work-efficient algorithms [96]. For these problems, which include connectivity, biconnectivity, minimum spanning forest, maximal independent set, maximal matching, and triangle counting, giving theoretically-efficient implementations that are simple and practical is important, as the amount of parallelism available on modern systems is still modest enough that reducing the amount of work done is critical for achieving good performance. Aside from intellectual curiosity, investigating whether theoretically-efficient graph algorithms also perform well in practice is important, as theoretically-efficient algorithms are less vulnerable to adversarial inputs than ad-hoc algorithms that happen to work well in practice.

Unfortunately, some problems that are not known to admit work-efficient parallel algorithms due to the transitive-closure bottleneck [96], such as strongly connected components (SCC) and single-source shortest paths (SSSP) are still important in practice. One method for circumventing the bottleneck is to give work-efficient algorithms for these problems that run in depth proportional to the diameter of the graph—as real-world graphs have low diameter, and theoretical models of real-world graphs predict a logarithmic diameter, these algorithms offer theoretical guarantees in practice [152, 34]. Other problems, like $k$-core are $\mathcal{P}$-complete [10], which rules out polylogarithmic-depth algorithms for them unless $\mathcal{P} = \mathcal{NC}$ [78]. However, even $k$-core admits an algorithm with strong theoretical guarantees that is efficient in practice [61].

Graph Processing Systems. Motivated by the need to process very large graphs, there have been many graph processing frameworks developed in the literature (e.g., [58, 143, 136, 185, 117, 76, 113, 131, 162] among many others). We refer the reader to [119, 188] for surveys of existing frameworks.

Processing Very Large Graphs. Several recent graph processing systems evaluate the scalability of their implementations by solving problems on massive graphs [167, 56, 115, 61, 95, 170]. All of these systems report running times either on the Hyperlink2012 graph or Hyperlink2014 graphs, two web crawls released by the WebDataCommons that are the largest and second largest publicly-available graphs respectively.

2.2 Contributions and Techniques

(1) We will describe a graph-processing framework called Julienne, which extends the Ligra graph processing framework with primitives for bucketing. Using Julienne, we obtain simple and practical work-efficient parallel algorithms for weighted breadth-first search, $k$-core, approximate set cover, and a simple, high-level implementation of $\Delta$-stepping.

(2) We will discuss implementations of provably-efficient parallel algorithms for 22 important graph problems, included as part of the Graph Based Benchmark Suite. We will provide results showing that our implementations outperform existing state-of-the-art implementations on the largest real-world graphs.
Table 2: Graph inputs, including number of vertices, edges, memory required to store the graph in an uncompressed CSR format, memory required to store the graph in a parallel byte-compressed CSR format, and the savings obtained over the uncompressed format by the compressed format.

We will describe a new parallel computational model, called the Parallel Semi-Asymmetric Model, capturing an inherent asymmetry between reads and writes on emerging hardware technologies like non-volatile memory (NVRAM). We will show how many of the algorithms in GBBS achieve excellent bounds in this model, and provide a corresponding empirical study on the recently announced Intel Optane DC NVRAM modules, showing that implementations of PSAM graph algorithms achieve state-of-the-art results on NVRAM-equipped machines.

We now describe some of the shared themes and techniques that are developed in this work.

Framework-Based Design. We rely heavily on framework-based design in the work that will be presented in this thesis. This methodology can be summarized as follows in the context of graph algorithms: design a set of simple, high-level primitives on graphs, vertices, and related objects, and use these to describe graph algorithms in a way that is agnostic of the underlying (memory) representation of the object. We provide implementations of a variety of graph-processing primitives that are fast in practice, and importantly are equipped with costs in terms of their work and depth. The work done in this thesis builds on and extends prior work done by Julian Shun and Guy Blelloch on the Ligra graph processing framework [162], which introduce a simple, high-level graph processing framework for graph traversal algorithms.

The advantage of a framework with good costs on its primitives is that we can combine an analysis of the overall cost of an algorithm with a provably-efficient scheduler, like those developed in the seminal family of work-stealing schedulers [37, 12] to obtain a guarantee that an algorithm implementation is asymptotically efficient (i.e., it runs in asymptotically the same amount of work and depth as obtained in the analysis of the algorithm). We discuss details of instantiating an algorithm with a provably-efficient scheduler in more detail in Appendix A. Although this general approach is by no means new, it does not seem to be widely used in the design and implementation of parallel or distributed graph algorithms in practice. This is likely due to a combination of practitioners implementing “simple” algorithms that have no, or poor bounds on their theoretical performance, or by using parallel runtimes and schedulers that offer no theoretical bounds on algorithmic performance.

Compression. Another benefit of the framework approach of designing simple, high-level primitives is that we can provide different implementations of the primitive which offer trade-offs between different cost measures. An example illustrating this idea can be seen in Ligra+ [165], which extends Ligra to support compressed graphs, trading a modest amount of extra cycles required to decode compressed data in exchange for significant memory savings. In Ligra+, we designed primitives for efficiently manipulating and analyzing graphs stored in a compressed, difference-encoded format. By using high-level primitives in the framework, we were able to support compressed graphs without any changes to user-facing graph algorithms, with all changes confined to a new implementation of vertex primitives for compressed graphs. Part of the work that will be described in this thesis extends the Ligra+ primitives to support a wider range of functionality, such as filtering, packing, and performing intersections of neighbor lists, all with good theoretical bounds on their work and depth.


**Provably-Efficient Algorithms.** All of our implementations in this work have strong provable bounds on their work and depth, as shown in Table 3. There are several reasons that algorithms with such guarantees are desirable. For one, they are robust as even adversarially-chosen inputs will not cause them to perform extremely poorly. Furthermore, they can be designed on pen-and-paper by exploiting properties of the problem instead of tailoring solutions to the particular dataset at hand. Theoretical guarantees also make it likely that the algorithm will continue to perform well even if the underlying data changes. Finally, careful implementations of algorithms that are nearly work-efficient can perform much less work in practice than work-inefficient algorithms. This reduction in work often translates to faster running times on the same number of cores [61]. We note that most running times that have been reported in the literature on the Hyperlink Web graph use parallel algorithms that are not provably-efficient.

**Avoiding Contention.** Our initial implementation of the peeling-based algorithm for $k$-core algorithm suffered from poor performance due to a large amount of contention incurred by fetch_and_adds on high-degree vertices. This occurs as many social-networks and web-graphs have large maximum degree, but relatively small degeneracy, or largest non-empty core (labeled $k_{max}$ in Table 5). For these graphs, we observed that many early rounds, which process vertices with low coreness perform a large number of fetch_and_adds on memory locations corresponding to high-degree vertices, resulting in high contention [163]. To reduce contention, we designed a work-efficient histogram implementation that can perform this step while only incurring $O(\log n)$ contention w.h.p. The **Histogram** primitive takes a sequence of $(K,T)$ pairs, and an associative and commutative operator $R : T \times T \rightarrow T$ and computes a sequence of $(K,T)$ pairs, where each key $k$ only appears once, and its associated value $t$ is the sum of all values associated with keys $k$ in the input, combined with respect to $R$.

**Memory-Efficiency.** Another important theme in this work is memory-efficiency, which we have already partly discussed above, in the context of compression. Compression optimizes the memory usage of statically representing a graph. Memory-efficiency is also important during an algorithm’s execution. One of the core primitives used by our algorithms is **EDGEMAP** (described in Appendix A). The push-based version of **EDGEMAP**, **EDGEMAPSPARSE**, takes a frontier $U$ and iterates over all $(u,v)$ edges incident to it. It applies an update function on each edge that returns a boolean indicating whether or not the neighbor should be included in the next frontier. The standard implementation of **EDGEMAPSPARSE** first computes prefix-sums of $\deg(u), u \in U$ to compute offsets, allocates an array of size $\sum_{u \in U} \deg(u)$, and iterates over all $u \in U$ in parallel, writing the ID of the neighbor to the array if the update function $F$ returns $true$, and $\perp$ otherwise. It then filters out the $\perp$ values in the array to produce the output vertexSubset.

In real-world graphs, $|N(U)|$, the number of unique neighbors incident to the current frontier is often much smaller than $\sum_{u \in U} \deg(u)$. However, **EDGEMAPSPARSE** will always perform $\sum_{u \in U} \deg(u)$ writes and incur a proportional number of cache misses, despite the size of the output being at most $|N(U)|$. More precisely, the size of the output is at most $LN(U) \leq |N(U)|$, where $LN(U)$ is the number of live neighbors of $U$, where a live neighbor is a neighbor of the current frontier for which $F$ returns $true$. To reduce the number of cache misses we incur in the push-based traversal, we implemented a new version of **EDGEMAPSPARSE** that performs at most $LN(U)$ writes that we call **EDGEMAPBLOCKED**. The idea behind **EDGEMAPBLOCKED** is to logically break the edges incident to the current frontier up into a set of blocks, and iterate over the blocks sequentially, packing live neighbors, compactly for each block. We then simply prefix-sum the number of live neighbors per-block, and compact the block outputs into the output array.
2.3 Parallel Graph Algorithms in Shared-Memory

In this part of the thesis, we will present implementations of parallel algorithms with strong theoretical bounds on their work and depth for connectivity, biconnectivity, strongly connected components, low-diameter decomposition, graph spanners, maximal independent set, maximal matching, graph coloring, breadth-first search, single-source shortest paths, widest (bottleneck) path, betweenness centrality, PageRank, spanning forest, minimum spanning forest, $k$-core decomposition, approximate set cover, approximate densest subgraph, triangle counting and several other problems. We will describe the techniques used to achieve good performance on graphs with billions of vertices and hundreds of billions of edges and share experimental results for the Hyperlink 2012 and Hyperlink 2014 Web crawls, the largest and second largest publicly-available graphs, as well as several smaller real-world graphs at various scales.

Ordered Algorithms from Julienne. Several of the algorithms in our study require maintaining a dynamic mapping between vertices, and a set of ordered buckets over the course of their execution. These problems include weighted breadth-first search (computing single-source shortest paths on an integer-weighted graph), $\Delta$-stepping, parallel approximate set-cover, and $k$-core, amongst several others. To provide simple and theoretically-efficient implementations of these algorithms, we designed and implement a work-efficient interface for bucketing in the Ligra shared-memory graph processing framework [162]. Our extended framework, which we call Julienne, enables us to write short (under 100 lines of code) implementations of the algorithms that are efficient and achieve good parallel speedup (up to 43x on 72 cores with two-way hyper-threading).

<table>
<thead>
<tr>
<th>Problem</th>
<th>(1)</th>
<th>(72h)</th>
<th>(SU)</th>
<th>Alg.</th>
<th>Model</th>
<th>Work</th>
<th>Depth</th>
</tr>
</thead>
<tbody>
<tr>
<td>Breadth-First Search (BFS)</td>
<td>576</td>
<td>8.44</td>
<td>68</td>
<td>TS</td>
<td>O(m)</td>
<td>$O(diam(G)\log n)$</td>
<td></td>
</tr>
<tr>
<td>Integral-Weight SSSP (weighted BFS)</td>
<td>3770</td>
<td>58.1</td>
<td>64</td>
<td>PW</td>
<td>$O(m)$ expected</td>
<td>$O(diam(G)\log n)$ w.h.p. $^1$</td>
<td></td>
</tr>
<tr>
<td>General-Weight SSSP (Bellman-Ford)</td>
<td>4010</td>
<td>59.4</td>
<td>67</td>
<td>PW</td>
<td>$O(diam(G)m)$</td>
<td>$O(diam(G)\log n)$</td>
<td></td>
</tr>
<tr>
<td>SS Widest Path (Bellman-Ford)</td>
<td>3210</td>
<td>48.4</td>
<td>66</td>
<td>PW</td>
<td>$O(diam(G)m)$</td>
<td>$O(diam(G)\log n)$</td>
<td></td>
</tr>
<tr>
<td>SS Betweenness Centrality (BC)</td>
<td>2260</td>
<td>37.1</td>
<td>60</td>
<td>FA</td>
<td>$O(m)$</td>
<td>$O(diam(G)\log n)$</td>
<td></td>
</tr>
<tr>
<td>O(k)-Spanner</td>
<td>2390</td>
<td>36.5</td>
<td>65</td>
<td>TS</td>
<td>$O(m)$</td>
<td>$O(k\log n)$ w.h.p.</td>
<td></td>
</tr>
<tr>
<td>Low-Diameter Decomposition (LDD)</td>
<td>980</td>
<td>16.6</td>
<td>59</td>
<td>TS</td>
<td>$O(m)$</td>
<td>$O(\log^2 n)$ w.h.p.</td>
<td></td>
</tr>
<tr>
<td>Connectivity</td>
<td>1640</td>
<td>25.0</td>
<td>65</td>
<td>TS</td>
<td>$O(m)$</td>
<td>$O(\log^3 n)$ w.h.p.</td>
<td></td>
</tr>
<tr>
<td>Spanning Forest</td>
<td>2420</td>
<td>35.8</td>
<td>67</td>
<td>TS</td>
<td>$O(m)$</td>
<td>$O(\log^3 n)$ w.h.p.</td>
<td></td>
</tr>
</tbody>
</table>
| Biconnectivity                 | 9860 | 165   | 59   | FA   | $O(m)$ | $O(\max(diam(G)\log n, 
| Strong Connectivity (SCC)*     | 8130 | 185   | 43   | PW   | $O(m\log n)$ expected | $O(diam(G)\log n)$ w.h.p. |
| Minimum Spanning Forest (MSF)  | 9520 | 187   | 50   | PW   | $O(m\log n)$ | $O(\log^2 n)$ |
| Maximal Independent Set (MIS)  | 2190 | 32.2  | 68   | FA   | $O(m)$ | $O(\log^2 n)$ w.h.p.   |
| Maximal Matching (MM)          | 7150 | 108   | 66   | PW   | $O(m)$ | $O(\log^2 m/\log\log m)$ w.h.p. |
| Graph Coloring                 | 8920 | 158   | 56   | FA   | $O(m)$ | $O(\log(n + L \log \Delta))$ |
| Approximate Set Cover          | 5320 | 90.4  | 58   | PW   | $O(m)$ | $O(\log^2 n)$ w.h.p.   |
| $k$-core                       | 8515 | 184   | 46   | FA   | $O(m)$ | $O(\rho \log n)$ w.h.p. |
| Approximate Densest Subgraph   | 3780 | 51.4  | 73   | FA   | $O(m)$ | $O(\log^2 n)$ |
| Triangle Counting (TC)         | 1168 | 1168  | —    | FA   | $O(m^{1/2})$ | $O(\log n)$ |
| PageRank Iteration             | 973  | 13.1  | 74   | FA   | $O(n + m)$ | $O(\log n)$ |

Table 3: Running times (in seconds) of our algorithms on the symmetrized Hyperlink2012 graph where (1) is the single-thread time, (72h) is the 72-core time using hyper-threading, and (SU) is the parallel speedup. Theoretical bounds for the algorithms and the variant of the TRAM used (MM) are shown in the last three columns. We mark times that did not finish in 5 hours with —. *SCC was run on the directed version of the graph. $^1$We say that an algorithm has $O(f(n))$ cost with high probability (w.h.p.) if it has $O(k \cdot f(n))$ cost with probability at least $1 - 1/\alpha^n$.

Performance. Table 3 reports running times for the problems considered in our work on the WebDataCommons Hyperlink2012 graph on a single 72-core machine with 2-way hyper-threading enabled, and 1TB of RAM. The table also describes the work and depth bounds of the algorithms. Details about the machine model we use can be found in Appendix A, but informally one can think...
of the model as being roughly equivalent to a PRAM, augmented with different unit-cost atomic instructions, such as a test-and-set, or fetch-and-add.

Our first observation is that in our algorithms achieve good speedups, ranging between 43–74x across all problems. We note that we could not obtain a single-thread running time for triangle counting due to the sheer amount of time (based on speedups of around 70x for triangle counting on smaller graphs, the running time should be about a whole day of computation). Other than triangle counting, all of our running times take between seconds, to a few minutes, with the longest parallel time for computing strong connectivity, minimum spanning forests, and for computing all \( k \)-cores of the graph. Even in these cases, the running times are barely over three minutes. We believe that running times in this range are within a realistic range that enable data analysts, or other experimental researchers to iteratively perform analyses on these graphs without long running times (for example, one could start a job and get a coffee or use the bathroom, with the job finishing by the time one is back—having running times in this range enable the analyst to “be in the loop” without suffering from excruciating boredom). We will discuss how our performance compares with other existing numbers reported in the literature for this graph in detail in Section 2.5.

2.4 Parallel Graph Algorithms on NVRAMs

Why Non-Volatile Memory? As we have shown at this point in the thesis, single-machine, shared-memory graph analytics by-and-large outperform their distributed memory counterparts, running up to orders of magnitude faster using much fewer resources [162, 120, 165, 62]. From a cost-efficiency perspective, it is hard to imagine a use-case where using distributed memory leads to significant improvements in running times without an order of magnitude increase in hardware, and therefore cost. The rise of single-machine analytics is mostly due to a steady increase in main-memory sizes, and main-memory bandwidth over the past two decades—today one can readily purchase a single multi-socket machine equipped with anywhere from 8–16TB of DRAM, and build a machine configuration that can achieve 100–150GB/s of bandwidth. However, building such a machine can still be expensive, costing tens of thousands of dollars, with DRAM being responsible for the overwhelming majority of this cost.

Over the past decade, Non-Volatile Random Access Memories (NVRAMs) have been in development, and have started to become available in the market more recently as DIMMs (memory modules).\(^2\) These NVRAM DIMMs, provide an order of magnitude greater memory capacity per DIMM than traditional DRAM, and offer byte-addressability and low idle power, thereby providing a realistic and cost-efficient way to equip a commodity multicore machine with multiple terabytes of non-volatile RAM (NVRAM). In addition, due to their non-volatility, these memories preserve their state under power failures, which is an attractive feature for fault-tolerant computing.

Challenges. Due to these advantages, NVRAMs are likely to be a key component of many future memory hierarchies, likely in conjunction with a smaller amount of traditional DRAM. However, there are several important challenges that are specific to using NVRAM. The most significant one is to overcome an asymmetry between reads and writes—write operations are more expensive than reads in terms of energy and throughput. This property requires rethinking algorithm design and implementations to minimize the number of writes to NVRAM [30, 19, 47, 181]. Additionally, the read-bandwidth of NVRAM DIMMs is between 3–4x lower than that of DRAM, which could become a significant bottleneck for algorithms which are memory bound.

As an example of the technology and its tradeoffs, the experiments in this thesis are done on a 48 core machine that has 8x as much NVRAM as DRAM (and we are aware of machines with 16x

\(^2\)For example, one can rent machines on Google Cloud supporting Intel’s Optane DC Memory today, and Intel has made these devices available to many research groups, including ours.
Table 4: Running times (in seconds) and speedup of our algorithms on the Hyperlink2012 graph using NVRAM. (1) corresponds to the single-threaded time, (48h) corresponds to the running time on 48 cores with hyper-threading, and (SU) is the parallel speedup. Note that the single-threaded times for triangle counting and PageRank are omitted since they did not finish in a reasonable amount of time. Also shown are the work and depth on the PSAM model. We use $\dagger$ to denote that our algorithm uses $O(n + m/\log n)$ words of memory. We use $\ast$ to denote that a bound holds in expectation and $\dagger$ to denote that a bound holds with high probability or w.h.p. $O(kf(n))$ cost with probability at least $1 - 1/n^k)$. $d(G)$ is the diameter of the graph, $\Delta$ is the maximum degree, $L = \min(\sqrt{m}, \Delta) + \log^2\Delta \log n / \log \log n$, and $P_d$ is the number of iterations of PageRank until convergence. In all cases we assume $m = \Omega(n)$.

as much NVRAM as DRAM [75]), where combined read throughput for all cores from the NVRAM is about 3x slower than reads from the DRAM, and writes on the NVRAM are a further factor of about 4x slower [179, 91] (a factor of 12 total).

**Our Approach: Parallel Semi-Asymmetric Algorithms.** We propose a model for analyzing algorithms in the semi-asymmetric setting. The model, called the Parallel Semi-Asymmetric Model (PSAM), consists of a shared asymmetric large-memory with unbounded size that can hold the entire graph, and a shared symmetric small-memory with $O(n)$ words of memory, where $n$ is the number of vertices in the graph. In a relaxed version of the model, we allow small-memory size of $O(n + m/\log n)$ words, where $m$ is the number of edges in the graph. Although we do not use writes to the large-memory in our algorithms, the PSAM model permits writes to the large-memory, which are $\omega > 1$ times more costly than reads. We prove strong theoretical bounds in terms of PSAM work and depth for all of our parallel algorithms. Most of our algorithms are work-efficient (performing asymptotically the same work as the best sequential algorithm for the problem) and have polylogarithmic depth (parallel time). Our theoretical guarantees ensure that our algorithms perform reasonably well across graphs with different characteristics, machines with different core counts, and NVRAMs with different read-write asymmetries.

Why is assuming $O(n)$ words of internal memory, i.e., internal memory proportional to the number of vertices realistic? As we have mentioned, the NVRAM-equipped machine we use in our work has 8x as much NVRAM as DRAM, and recent work in this area has utilized machines with 16x as much NVRAM as DRAM [75]. Table 5 reports the number of vertices, edges, and the average degree for a collection of large real-world graphs used in our experiments. Observe that the
average degree for these graphs is usually between 35–70, with the exception of the LiveJournal graph which is quite small, and even this graph has a reasonable average degree of 14–17, well within the NVRAM to DRAM ratio we operate in. Although this assumption may be violated by certain graph classes, like meshes, or road-networks (near-planar graphs), to the best of our knowledge the sizes of such graphs that appear in practice today easily fit within DRAM.

We experiment with implementations of our algorithms on a variety of large-scale real-world graphs. Our implementations are able to scale to the largest publicly-available graph, the Hyperlink2012 graph with over 3.5 billion vertices and 128 billion edges (and 225 billion edges for algorithms running on the symmetrized graph). Table 4 shows the running times on the Hyperlink2012 graph using a 48-core machine with 3TB of NVRAM and 375GB of DRAM. Note that we cannot fit the entire Hyperlink2012 graph and run algorithms on this graph in the DRAM of this machine. Compared to the state-of-the-art DRAM-only algorithms from the Graph Based Benchmark Suite (GBBS) [62], our times are 1.03x faster on average and 1.87x faster on average than Galois algorithms [75] (state-of-the-art algorithms designed for NVRAM). Moreover, our algorithms running on NVRAM nearly match the running times of GBBS algorithms running entirely in DRAM, with all but three algorithms within 17%, by effectively hiding the costs of repeatedly accessing NVRAM versus DRAM.

**Related Work.** A significant amount of research has focused on reducing expensive writes to NVRAMs. Early work has designed algorithms for database operators [49, 180, 181]. Blelloch et al. [31, 19, 30] formally define computational models to capture the asymmetric read-write cost on NVRAMs, and many algorithms and lower bounds have been obtained based on the models [92, 79, 35, 20]. Other models, algorithms, and systems to reduce writes or memory footprint on NVRAMs have also been described [47, 132, 45, 112, 191, 48, 157].

Persistence is a key property of the NVRAMs due to their non-volatility. From the algorithmic perspective, many new persistent data structures have been designed for NVRAMs [22, 21, 14, 161, 137, 52, 74]. There has also been systems research on automatic recovery schemes and transactional memory for NVRAMs [110, 184, 8, 107, 192, 55, 109, 194]. Blelloch et al. [33] introduce a programming model for fault-tolerant programming on NVRAMs. Finally, there has been several recent papers on benchmarking tolerant performance on NVRAMs [108, 179, 91].

Parallel graph processing frameworks have received significant attention due to the need to quickly analyze large graphs. The only previous graph processing work targeting NVRAMs is by Gill et al. [75], which we compare with in this thesis.
Table 6: System configurations (memory in terabytes, hyper-threads, and nodes) and running times (seconds) of existing results on the Hyperlink graphs. The last section shows our running times on DRAM. *These problems are run on directed versions of the graph.

2.5 Processing Massive Web Graphs

We now quantitatively compare the performance of our approach in shared-memory and NVRAM with existing state-of-the-art results in the literature. We will compare our 72-core running times on three very large real-world graphs to running times reported for these graphs by existing work. Table 6 summarizes essential information about our comparison with state-of-the-art existing results in the literature, including the graph problem, the graph being considered, the amount of memory used by the system, the number of hyper-threads used, the number of nodes (machines) used, and the running time in seconds. We note that most of these results process the directed versions of these graphs, which have about half as many edges as the symmetrized version. Unless otherwise mentioned, all results we report from the literature use the directed versions of these graphs. To make the comparison fair we show our running times for BFS, SSSP (weighted BFS), BC and SCC on the directed graphs, and running times for Connectivity, k-core and TC on the symmetrized graphs in Table 6.

3 We note that our algorithms run on the directed version of the graph run between 1.5–2x faster, due to the fact that the set of vertices and edges traversed by a directed graph traversal is between 1.5–2x smaller than by traversing the largest connected component of the undirected graph.

<table>
<thead>
<tr>
<th>Paper</th>
<th>Problem</th>
<th>Graph</th>
<th>Memory (TB)</th>
<th>Hyper-threads</th>
<th>Nodes</th>
<th>Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mosaic [115]</td>
<td>BFS*</td>
<td>2014</td>
<td>0.768</td>
<td>1,000</td>
<td>1</td>
<td>6.55</td>
</tr>
<tr>
<td></td>
<td>Connectivity*</td>
<td>2014</td>
<td>0.768</td>
<td>1,000</td>
<td>1</td>
<td>708</td>
</tr>
<tr>
<td></td>
<td>SSSP*</td>
<td>2014</td>
<td>0.768</td>
<td>1,000</td>
<td>1</td>
<td>8.6</td>
</tr>
<tr>
<td>FlashGraph [56]</td>
<td>BFS*</td>
<td>2012</td>
<td>.512</td>
<td>64</td>
<td>1</td>
<td>208</td>
</tr>
<tr>
<td></td>
<td>BC*</td>
<td>2012</td>
<td>.512</td>
<td>64</td>
<td>1</td>
<td>595</td>
</tr>
<tr>
<td></td>
<td>Connectivity*</td>
<td>2012</td>
<td>.512</td>
<td>64</td>
<td>1</td>
<td>461</td>
</tr>
<tr>
<td></td>
<td>TC*</td>
<td>2012</td>
<td>.512</td>
<td>64</td>
<td>1</td>
<td>7818</td>
</tr>
<tr>
<td>GraFBoost [95]</td>
<td>BFS*</td>
<td>2012</td>
<td>0.064</td>
<td>32</td>
<td>1</td>
<td>900</td>
</tr>
<tr>
<td></td>
<td>BC*</td>
<td>2012</td>
<td>0.064</td>
<td>32</td>
<td>1</td>
<td>800</td>
</tr>
<tr>
<td>Slota et al. [168]</td>
<td>Largest-CC*</td>
<td>2012</td>
<td>16.3</td>
<td>8,192</td>
<td>256</td>
<td>63</td>
</tr>
<tr>
<td></td>
<td>Largest-SCC*</td>
<td>2012</td>
<td>16.3</td>
<td>8,192</td>
<td>256</td>
<td>108</td>
</tr>
<tr>
<td></td>
<td>Approx k-core*</td>
<td>2012</td>
<td>16.3</td>
<td>8,192</td>
<td>256</td>
<td>363</td>
</tr>
<tr>
<td>Stergion et al. [170]</td>
<td>Connectivity</td>
<td>2012</td>
<td>128</td>
<td>24,000</td>
<td>1000</td>
<td>341</td>
</tr>
<tr>
<td>Gluon [59]</td>
<td>BFS</td>
<td>2012</td>
<td>24</td>
<td>69,632</td>
<td>256</td>
<td>380</td>
</tr>
<tr>
<td></td>
<td>Connectivity</td>
<td>2012</td>
<td>24</td>
<td>69,632</td>
<td>256</td>
<td>75.3</td>
</tr>
<tr>
<td></td>
<td>PageRank</td>
<td>2012</td>
<td>24</td>
<td>69,632</td>
<td>256</td>
<td>158.2</td>
</tr>
<tr>
<td></td>
<td>SSSP</td>
<td>2012</td>
<td>24</td>
<td>69,632</td>
<td>256</td>
<td>574.9</td>
</tr>
<tr>
<td>FastSV [193]</td>
<td>Connectivity</td>
<td>2012</td>
<td>393.2</td>
<td>4,456,448</td>
<td>4096</td>
<td>30.0</td>
</tr>
<tr>
<td>Us–DRAM</td>
<td>BFS*</td>
<td>2014</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>5.71</td>
</tr>
<tr>
<td></td>
<td>SSSP*</td>
<td>2014</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>9.08</td>
</tr>
<tr>
<td></td>
<td>Connectivity</td>
<td>2014</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>11.2</td>
</tr>
<tr>
<td></td>
<td>BFS*</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>16.7</td>
</tr>
<tr>
<td></td>
<td>BC*</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>35.2</td>
</tr>
<tr>
<td></td>
<td>Connectivity</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>25.0</td>
</tr>
<tr>
<td></td>
<td>SCC*</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>185</td>
</tr>
<tr>
<td></td>
<td>SSSP</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>58.1</td>
</tr>
<tr>
<td></td>
<td>k-core</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>184</td>
</tr>
<tr>
<td></td>
<td>PageRank</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>462</td>
</tr>
<tr>
<td></td>
<td>TC</td>
<td>2012</td>
<td>1</td>
<td>144</td>
<td>1</td>
<td>1168</td>
</tr>
</tbody>
</table>
FlashGraph [56] reports disk-based running times for the Hyperlink2012 graph on a 4-socket, 32-core machine with 512GB of memory and 15 SSDs. On 64 hyper-threads, they solve BFS in 208s, BC in 595s, connected components in 461s, and triangle counting in 7818s. Our BFS and BC implementations are 12x faster and 16x faster, and our triangle counting and connectivity implementations are 5.3x faster and 18x faster than their implementations, respectively. Mosaic [115] report in-memory running times on the Hyperlink2014 graph; we note that the system is optimized for external memory execution. They solve BFS in 6.5s, connected components in 700s, and SSSP (Bellman-Ford) in 8.6s on a machine with 24 hyper-threads and 4 Xeon-Phis (244 cores with 4 threads each) for a total of 1000 hyper-threads, 768GB of RAM, and 6 NVMe's. Our BFS and connectivity implementations are 1.1x and 62x faster respectively, and our SSSP implementation is 1.05x slower. Both FlashGraph and Mosaic compute weakly connected components, which is equivalent to connectivity. GraFBoost [95] report disk-based running times for BFS and BC on the Hyperlink2012 graph on a 32-core machine. They solve BFS in 900s and BC in 800s. Our BFS and BC implementations are 53x and 22x faster than their implementations, respectively.

Slota et al. [168] report running times for the Hyperlink2012 graph on 256 nodes on the Blue Waters supercomputer. Each node contains two 16-core processors with one thread each, for a total of 8192 hyper-threads. They report they can find the largest connected component and SCC from the graph in 63s and 108s respectively. Our implementations find all connected components 2.5x faster than their largest connected component implementation, and find all strongly connected components 1.6x slower than their largest-SCC implementation. Their largest-SCC implementation computes two BFSs from a randomly chosen vertex—one on the in-edges and the other on the out-edges—and intersects the reachable sets. We perform the same operation as one of the first steps of our SCC algorithm and note that it requires about 30 seconds on our machine. They solve approximate k-cores in 363s, where the approximate k-core of a vertex is the coreness of the vertex rounded up to the nearest powers of 2. Our implementation computes the exact coreness of each vertex in 184s, which is 1.9x faster than the approximate implementation while using 113x fewer cores.

Recently, Dathathri et al. [59] have reported running times for the Hyperlink2012 graph using Gluon, a distributed graph processing system based on Galois. They process this graph on a 256 node system, where each node is equipped with 68 4-way hyper-threaded cores, and the hosts are connected by an Intel Omni-Path network with 100Gbps peak bandwidth. They report times for BFS, connectivity, PageRank, and SSSP. Other than their connectivity implementation, which uses pointer-jumping, their implementations are based on data-driven asynchronous label-propagation. We are not aware of any theoretical bounds on the work and depth of these implementations. Compared to their reported times, our implementation of BFS is 22.7x faster, our implementation of connectivity is 3x faster, and our implementation of SSSP is 9.8x faster. Our PageRank implementation is 2.9x slower (we ran it with $\epsilon$, the variable that controls the convergence rate of PageRank, set to $1e-6$). However, we note that the PageRank numbers they report are not for true PageRank, but PageRank-Delta, and are thus in some sense incomparable.

Stergiou et al. [170] describe a connectivity algorithm that runs in $O(\log n)$ rounds in the BSP model and report running times for the symmetrized Hyperlink2012 graph. They implement their algorithm using a proprietary in-memory/secondary-storage graph processing system used at Yahoo!, and run experiments on a 1000 node cluster. Each node contains two 6-core processors that are 2-way hyper-threaded and 128GB of RAM, for a total of 24000 hyper-threads and 128TB of RAM. Their fastest running time on the Hyperlink2012 graph is 341s on their 1000 node system. Our implementation solves connectivity on this graph in 25s–13.6x faster on a system with 128x less memory and 166x fewer cores. They also report running times for solving connectivity on a private Yahoo! webgraph with 272 billion vertices and 5.9 trillion edges, over 26 times the size of our largest
While such a graph seems to currently be out of reach of our machine, we are hopeful that techniques from theoretically-efficient parallel algorithms can help solve problems on graphs at this scale and beyond.

Finally, very recently, Zhang et al. [193] report running times for solving connectivity on the Hyperlink2012 graph on the NSREC Cori supercomputer. They adapt the Shiloach-Vishkin (SV) algorithm, a classic PRAM connectivity algorithm, to distributed memory and propose several modifications which reduce the number of distributed iterations of SV empirically. Their fastest running times for the Hyperlink2012 graph are reported using 4096 nodes of the Cori. Each node uses a Knights-Landing (KNL) processor with 68 cores, which are 4-way hyper-threaded, and each node is equipped with 96GB of DRAM. The total hardware cost is a little over 4.45 million hyper-threads, and 393TB of DRAM (this represents 36% of Cori’s capacity for KNL nodes). Compared to their results, our shared-memory running time is 1.2x faster, while we use 3090x fewer hyper-threads, and 393x fewer memory. We note that some of our work in progress improves our connectivity running time to about 8.5s, which represents a 3.5x speedup over their fastest time, with the same magnitude of hardware savings.

We plan to perform a similar comparison as done for DRAM for our codes running in NVRAM, and will discuss these results in the thesis.

2.6 Finished and Proposed Work

The finished work includes the following papers:

- *Juliette*: A Framework for Parallel Graph Algorithms Using Work-efficient Bucketing, in SPAA’17, with Guy E. Blelloch and Julian Shun [61].

- Theoretically Efficient Parallel Graph Algorithms Can Be Fast and Scalable, in SPAA’18, with Guy E. Blelloch and Julian Shun [63]. This work is summarized in Section 2.3.

The proposed work will contain three papers, which are currently in progress.

Semi-Asymmetric Parallel Graph Algorithms for NVRAMs. This work is summarized in Section 2.4, and is joint work with Guy E. Blelloch, Phil Gibbons, Yan Gu, Hongbo Kang, Charlie McGuffey and Julian Shun. A sizable chunk of this work is complete, but there are still some interesting directions to consider, either as part of this work, or as a subsequent effort.

The main question is to obtain work-efficient algorithms for several important problems, like connectivity, maximal matching, and triangle counting, in the new model. For connectivity, our current approach requires $O(n^\epsilon)$ depth when processing sparse graphs, due to relying on LDDs. The reason is that we have to contract to a graph that requires $O(n)$ edges, and if $m = O(n^{1+\epsilon})$ for some $\epsilon > 0$, $\beta$ must be set to $O(1/n^\epsilon)$ to make the number of cut edges sufficiently small in expectation.

It seems that a recent sampling lemma on $k$-out sampling essentially solves this problem [86], at least for connectivity, leading to an $O(m + n)$ work algorithm that runs in $O(\log^3 n)$ depth, and only uses $O(n)$ words of internal memory. For maximal matching, our approach currently requires a single bit per-edge, for a filtering structure. Can we show that a similar sampling lemma, like the one for connectivity, is also applicable to maximal matching? A positive answer to this question would likely have consequences in other models of parallel computation with $O(n)$ internal space, such as the Massively Parallel Computation model when machines have $O(n)$ space each.

Finally, for triangle counting, we are aware of a simple $O(m\alpha \log n)$ work algorithm running in $O(\log n)$ depth and $O(n)$ words of internal memory, based on parallel set-intersection (the algorithm does not make any interesting use of the internal memory). $\alpha$ in this context is the arboricity of the graph, or the minimum number of disjoint forests the graph can be decomposed into. However, this
is still a log \( n \) factor away from the fastest sequential algorithm due to Chiba-Nishizeki [51]. Can we improve this result to \( O(m\alpha) \) work and \( O(\text{polylog}(n)) \) depth, using only \( O(n) \) words of internal memory?

**ConnectIt: A Framework for Static and Incremental Parallel Graph Connectivity.** In this project, we will perform a thorough experimental investigation into existing connectivity algorithms and techniques for achieving high performance in the shared-memory setting. The fastest existing parallel multicore CPU algorithms are all based on a combination of edge sampling and/or applying techniques such as linking and compressing trees (e.g., such as Union-Find, or the hook-compress paradigm). However, understanding how to combine these different design choices of sampling and connectivity techniques has been left unexplored.

In this project, we will consider three different sampling schemes: \( k \)-out Sampling (based on [173], and modified to use random edge-sampling as in [86]), BFS-based sampling, and a new LDD-based sampling approach. We will combine our sampling approach with different connectivity techniques from the literature on Union-Find [139, 94], Shiloach-Vishkin style algorithms, and a set of connectivity algorithms recently proposed by Liu and Tarjan [111]. We believe that this work (in progress) will be the most comprehensive evaluation of parallel connectivity algorithms on shared-memory systems to date. Additionally, our framework will support synthesizing similar implementations for computing a spanning forest, and also for performing incremental connectivity.

This project is joint work with Changwan Hong and Julian Shun.

**Scalable and Memory-Efficient Algorithms for \( k \)-Truss.** In this project, we will study a parallel algorithm for \( k \)-truss decomposition that scales to the largest publicly-available graph using a single multicore with a terabyte of memory. Given an undirected graph \( G \), define the degree of an edge to be the number of triangles it participates in. A \( k \)-truss of a graph is a maximal subgraph \( H \subseteq G \) s.t. every edge in \( H \) has induced degree at least \( k \).

The \( k \)-truss problem has been the subject of extensive research over the past few years, being one of the main challenge problems proposed by the MIT GraphChallenge [150]. The reason for this interest is two-fold. First, computing trussness is a challenging graph kernel that requires non-trivial programming techniques and graph processing features, and thus serves as a good benchmark problem to measure the capabilities of a graph processing system. Second, \( k \)-truss has many real-world applications in community detection since the structure captured by trusses better captures “well-knit” communities compared to \( k \)-core decomposition, and other density measures based purely on edge-density. Despite being called \( k \)-Truss, the problem is really to compute all of the trusses. The trusses can be represented implicitly by computing a map from each edge to its trussness, or the largest \( k \) such that the edge participates in a non-empty \( k \)-truss. Therefore, we are interested in the problem of computing the trussness value for all edges in the graph.

We start with a baseline implementation based on the bucketing introduced in Julienne [61]. This method already significantly outperforms existing state-of-the-art codes for \( k \)-Truss, while being slightly more memory-efficient. To scale to larger graphs, we plan to use several ideas from the memory-efficient hashing and compression literature which will enable us to process the Hyperlink2012 webgraph on a single machine with 1 terabyte of RAM. Storing trussness naively using a hash-based approach is difficult to scale to the Hyperlink2012 graph due to the fact that it contains 225B bidirectional edges, or roughly 112B undirected edges. These edges require roughly 112 \cdot 12\text{ bytes of memory to store 8\text{ byte edge ids}, with a 4\text{ byte trussness value for each undirected edge, which is more than the memory capacity of this machine.} In addition to designing a significantly more memory-efficient algorithm, we obtain good theoretical bounds on the work and depth of our algorithm, showing that it is work-efficient, running in \( O(m\alpha) \) work, where \( \alpha \) is the arboricity of the graph. We also show that the \( k \)-truss problem
as well as the more general nuclei-decomposition problem [151] is P-complete. Our algorithms are work-efficient and run in depth proportional to the peeling complexity of the underlying graph.

This project is joint work with Guy E. Blelloch and Julian Shun.

3 Batch-Dynamic Graph Algorithms

Overview. A major research challenge today is to build algorithms that can efficiently process dynamically evolving graphs. Many graphs found in the real world, like hyperlink graphs, the Twitter graph, and transaction graphs for currencies and marketplaces change over time, and can therefore be modeled as dynamic graphs. In order to understand the nature of public opinion, detect state-sponsored actors in social networks, SEO-manipulation, and malicious transactions in a timely manner, or simply to provide accurate, up-to-date information about a network, organizations including governments, internet service providers, and technology companies must solve fundamental problems over dynamically evolving graphs.

Informally, the objective in dynamic graph algorithms is to maintain a property of an underlying graph, such as its connectivity structure, the $k$-cores of the graph, or the number of triangles incident to each vertex, as the graph evolves. If the dynamic algorithm for the property is significantly faster than static recomputation, then algorithms and services querying the dynamic structure can access the fresh information (e.g., quickly query whether two vertices are connected, or the coreness of a vertex) possibly orders of magnitude faster than recomputing the result [90, 190, 2, 104, 176].

However, due to their inherently sequential nature, existing dynamic algorithms cannot scale to high update rates. The poor scalability is because the algorithms are designed to recompute the maintained property after every update. The fact that updates are processed sequentially means that a large body of seminal theoretical work on dynamic graph algorithms might not be applicable to situations with high update rates where processing updates in parallel is important. To build practical algorithms that can scale to high update rates, we relax the requirement that the property must be recomputed after every update, and require it to be computed after every batch of updates, which can be arbitrarily sized. In this relaxed model, which we refer to as the Batch-Dynamic model, the algorithm can adapt to high update rates by batching together many updates and processing them simultaneously. We note that studying this basic model even without considering parallelism is interesting in its own right.

We start by formally defining a Batch-Dynamic model of computation in the context of dynamic graph problems. Initially, the underlying maintained graph is empty. Computation in the model proceeds over a series of steps, where the $i$'th step is either a batch of updates, $B_i = \{e_1, \ldots, e_k\}$, or a batch of queries $Q_i = \{q_1, \ldots, q_k\}$. If the batch contains updates, we apply an update algorithm which processes the updates and updates some internal representation in light of the new updates. If the batch contains queries, we run a query algorithm and return the results of the queries to the caller. Since we would like to exploit parallelism over the batch of updates or queries, we consider designing algorithms for both the updates and queries in the TRAM model, and refer to this as the Parallel Batch-Dynamic model. We note that the Batch-Dynamic model is not limited to the TRAM setting—it may be of both theoretical and practical interest to study it in other emerging models of computation, such as MPC [87, 67].

3.1 Related Work

There are only a few results on parallel dynamic algorithms. Earlier results [70, 57] are not work-efficient with respect to the fastest sequential dynamic algorithms, do not support batch updates,
and perform polynomial work per update. Some more recent results such as parallel dynamic depth-first search [98] and minimum spanning forest [103] process updates one at a time, and are therefore not Batch-Dynamic algorithms. Work efficient parallel Batch-Dynamic algorithms include those for the well-spaced point sets problem [6] and those for the dynamic trees problem [146, 3, 178].

We note the line of elegant work on parallel tree algorithms by Sun, Ferzovic and Blelloch [29, 172]. Sun and Blelloch recently utilized these results to develop work-efficient parallel Batch-Dynamic algorithms for dynamic computational geometry problems, including range and segment queries [171]. Finally, our work in part three of this thesis presents a parallel Batch-Dynamic data structure for representing a dynamic graph that supports good work and depth bounds [64].

3.2 Contributions

(1) We will show that Euler tour trees, a data structure introduced by Henzinger and King [84] and Miltersen et al. [128], achieve asymptotically optimal work and optimal depth in the parallel Batch-Dynamic setting.

(2) We will describe parallel Batch-Dynamic algorithms for the dynamic connectivity problem that work-efficient with respect to the classic dynamic connectivity algorithm of Holm et al., and achieve low worst-case depth. Additionally, when the average batch size of edge deletions is large enough, our algorithm can asymptotically improve on the work bound of the Holm et al. algorithm.

We discuss some ideas for other interesting problems that will be studied in this thesis in Section 3.5.

3.3 Forest Connectivity

Parallel Batch-Dynamic Forest Connectivity. In the Batch-Dynamic version of the dynamic trees problem, the objective is to maintain a forest that undergoes batches of link and cut operations. The queries can include whether two vertices are connected in the same tree, and also to compute the sum of an augmented value within a given subtree in the tree. Although many sequential data structures exist to maintain dynamic trees, the only Batch-Dynamic data structure for this problem is a recent result by Acar et al. [3]. Unfortunately, this solution requires transforming the input into a forest with bounded-degree in order to perform contractions efficiently. Obtaining a data structure without this restriction is therefore of interest. Furthermore, it is of intellectual interest whether the arguably simplest solution to the dynamic trees problem, Euler tour trees (ETTs) [84, 128], can be parallelized under batches of edge insertions and deletions.

Our recent work has shown that ETTs can be efficiently parallelized by designing sequence data structures that can be efficiently batch split and batch joined [178]. The data structures designed achieve optimal work-bounds—adding and removing a batch of $k$ edges in $O(k \log(1 + n/k))$ work and $O(\log n)$ depth. We note that the data structure is the fastest existing solution to the Batch-Dynamic trees problem. An experimental evaluation of our new data structures have shown that they achieve between 67–96 self-relative speedup on 72 cores with hyper-threading, and scale to trees with billions of vertices and edges. The new implementations also outperform the fastest existing sequential dynamic trees data structures, such as link-cut trees and other high-performance sequential implementations, empirically.
3.4 Dynamic Connectivity

Computing the connected components of a graph is a fundamental problem that has been studied in many different models of computation [160, 147, 11, 85]. The connectivity problem takes as input an undirected graph $G$ and requires an assignment of labels to vertices such that two vertices have the same label if and only if they are in the same connected component. The dynamic version of the problem requires maintaining a data structure over an $n$ vertex undirected graph that supports operations which query whether two vertices are in the same connected component, or inserts and deletions of edges. In this project we will describe efficient parallel Batch-Dynamic algorithms for maintaining graph connectivity. Our Batch-Dynamic algorithm runs in $O(\log^3 n)$ depth w.h.p. and achieves an improved work bound that is asymptotically faster than the Holm, de Lichtenberg, and Thorup algorithm for sufficiently large batch sizes, and is work-efficient otherwise. We note that our depth bounds hold even when processing the updates one a time, ignoring batching. Our improved work bounds are derived by a novel analysis of the work performed by the algorithm over all batches of deletions.

The contribution of this work is summarized by the following theorem:

**Theorem 1.** There is a parallel Batch-Dynamic data structure which, given batches of edge insertions, deletions, and connectivity queries processes all updates in $O(\log n \log(1 + \frac{\Delta}{n}))$ expected amortized work per edge insertion or deletion where $\Delta$ is the average batch size of a deletion operation. The cost of connectivity queries is $O(k \log(1 + n/k))$ work and $O(\log n)$ depth for a batch of $k$ queries. The depth to process a batch of edge insertions and deletions is $O(\log n)$ and $O(\log^3 n)$ respectively.

**Our Approach.** As in the sequential Holm, de Lichtenberg and Thorup (HDT) algorithm, searching for replacement edges after deleting a batch of tree edges is the most interesting part of our parallel algorithm. A natural idea for parallelizing the HDT algorithm is to simply scan all non-tree edges incident on each disconnected component in parallel. Although this approach has low depth per level, it may examine a huge number of candidate edges, but only push down a few non-replacement edges. In general, it is unable to amortize the work performed checking all candidate edges at a level to the edges that experience level decreases. To amortize the work properly while also searching the edges in parallel we must perform a more careful exploration of the non-tree edges. Our approach is to use a doubling technique, in which we geometrically increase the number of non-tree edges explored as long as we have not yet found a replacement edge. We show that using the doubling technique, the work performed (and number of non-tree edges explored) is dominated by the work of the last phase, when we either find a replacement edge, or run out of non-tree edges. Our amortized work-bounds follow by a per-edge charging argument, as in the analysis of the HDT algorithm.

From this simple baseline parallel algorithm, we obtain an improved parallel algorithm with lower depth ($O(\log^3 n)$ vs. $O(\log^4 n)$, both w.h.p.), and potentially better work. The main observation is that the simple algorithm suffers due to resetting the number of edges that it considers after each step that searches for a replacement edge. Instead, in the refined algorithm, we interleave a step that searches for replacement edges in all currently active components with a step which contracts all replacement edges found in the current search. This approach lets us keep geometrically doubling the number of non-tree edges incident to active components that we consider. Arguing that this shaves a log-factor in the depth is relatively straightforward. We provide a more subtle analysis which shows that this approach can provide an asymptotic improvement over the work performed by the HDT algorithm when the average batch size of edge deletions is sufficiently large, which may be of independent interest.
3.5 Finished and Proposed Work

The finished work includes the following papers:

- **Batch-Parallel Euler Tour Trees** with Thomas Tseng, and Guy E. Blelloch (appeared in ALNEX’19) [178].
- **Parallel Batch-Dynamic Graph Connectivity** with Umut A. Acar, Daniel Anderson, and Guy E. Blelloch (appeared in SPAA’19) [4].

**Future Work.** There are many open problems that are worthy of study in the Batch-Dynamic model. For any problem that admits a sequential dynamic algorithm that runs in $O(f(n))$ time, one can ask whether the problem admits an efficient Batch-Dynamic algorithm, i.e., one which runs in $O(k \cdot f(n))$ work and low depth for a batch of $k$ updates. In fact, due to the fact that an entire batch is provided simultaneously, we can sometimes beat the work bound in the Batch-Dynamic model. For example, in the case of forest connectivity many sequential algorithms run in $O(\log n)$ time per update (there is a matching lower-bound due to Patrascu and Demaine [138]), whereas in the Batch-Dynamic setting, one can perform $k$ updates in $O(k \log(1 + n/k))$ work and $O(\log n)$ depth. In the limit, when $k = O(n)$, the Batch-Dynamic solution is asymptotically as efficient as the fastest parallel connectivity algorithms. Therefore, a natural question is whether we can achieve efficient, or even faster ‘trade-off’ bounds for problems such as graph connectivity, biconnectivity, minimum spanning tree, maximal independent set, and maximal matching, to name several problems.

Although we stated the Batch-Dynamic model in terms of graph problems, it is of significant theoretical and practical interest to study it in the context of other problems, such as string data structures (of relevance to computational biology), and computational geometry (of relevance to computer graphics and computer vision). Recent work has developed several Batch-Dynamic algorithms for computational geometry problems such as range, segment and rectangle queries [171]. It would be interesting to study Batch-Dynamic algorithms for other problems that admit fast sequential dynamic algorithms, such as Delaunay triangulation [60] and convex hulls [135].

**Low Out-Degree Orientation.** Another concrete direction for graph problems is to study parallel Batch-Dynamic algorithms for the low-outdegree orientation problem, which have a wide range of applications in designing dynamic graph algorithms for uniformly sparse graphs [42, 102]. Given an undirected graph $G$ with arboricity $\alpha$, one can always orient (direct) the edges such that the directed out-degree of every vertex is at most $\alpha$. A dynamic low-outdegree orientation algorithm maintains such an orientation dynamically, as edges are inserted and deleted from the graph. The problem was first studied in a seminal paper by Brodal and Fagerberg [42], who showed that there is an algorithm that maintains an $O(\alpha)$-orientation (an orientation where the max out-degree is always bounded by $O(\alpha)$) with amortized work $O(\log n)$. The particular “work” measure of interest is the number of flips, or edge re-orientations that must be made, and their result shows that achieving $O(\alpha)$-outdegree with $O(\log n)$ amortized flips is possible. In this discussion we will talk about flips, but the bounds also hold for update time. Later works showed that a range of tradeoffs is possible for these measures, e.g., obtaining $O(\alpha \log n)$-outdegree with $O(1)$ amortized flips, and $O(\alpha \sqrt{\log n})$-outdegree with $O(\sqrt{\log n})$ amortized flips. A more recent line of work has made progress towards de-amortizing these algorithms, and obtaining algorithms that have low worst-case number of flips. E.g., Kopelowitz et al. obtain $O(\alpha \log n)$-outdegree with $O(\log n)$ worst case flips [102]. There is also a recent result by Berglin and Brodal who give a very simple algorithm achieving $O(\log n)$ worst case flips and $O(\alpha)$ out-degree [23].

Why target low-outdegree orientation? For one, it has a wealth of applications to other dynamic problems on uniformly sparse graphs. For example, one can obtain a fully dynamic maximal
matching algorithm with $O(\alpha \log n)$ worst case update time (it is a nice exercise to think about how). Another application is to dynamic MIS [134], and to dynamic graph coloring [169]. Although there are asymptotically faster algorithms for this problem, including a recent result by Solomon that actually achieves constant amortized time per update, the algorithm based on low out-degree orientations is extremely simple and possibly practical to implement. This idea can be extended with some work to a fully dynamic algorithm for maintaining an approximate maximum cardinality matching in $O(\alpha \epsilon^{-2})$ worst case update time [140], which extends an earlier breakthrough of Peng and Gupta [80] by taking into account the density of the input graph. Another reason why studying low-outdegree orientation is attractive is the fact that most algorithms for this problem have a distinctly greedy, or inherently sequential nature, and so parallelizing such algorithms is a challenging and interesting question.

4 Graph Streaming

In recent years, there has been growing interest in programming frameworks for processing streaming graphs due to the fact that many real-world graphs change in real-time (e.g., [68, 69, 77, 50, 116, 189]). These graph-streaming systems receive a stream of queries and a stream of updates and must process both updates and queries with low latency, both in terms of query processing time and the time it takes for updates to be reflected in new queries. There are several existing graph-streaming frameworks, such as STINGER, based on maintaining a single mutable copy of the graph in memory [68, 69, 77]. Unfortunately, these frameworks require either blocking queries or updates so that they are not concurrent, or giving up serializability [189]. Another approach is to use snapshots [50, 116]. Existing snapshot-based systems, however, are either highly space-inefficient, or suffer from poor latency for updates. Therefore, an important question is whether we can design a data structure that supports lightweight snapshots which can be used to concurrently process queries and updates, while ensuring that the data structure is safe for parallelism and achieves good asymptotic and empirical performance.

In this part of the thesis, we will answer this question by designing a practical and provably-efficient data structure and parallel batch-dynamic updating algorithms for this structure. Our data structure, which is based on representing graphs using purely-functional trees, naturally admits lightweight snapshots, supports concurrently processing both updates and queries, and permits safe parallelism. We will show that the empirical performance of static graph algorithms using this structure is significantly faster than existing graph-streaming systems, and requires only modest overheads over state-of-the-art static graph processing systems. Most importantly, the data structure is equipped with a parameter which enables us to naturally improve memory-efficiency, at the cost of a slight increase in the depth of algorithms. This feature enables us to support significantly larger graphs using a limited amount of memory than existing graph streaming systems. We will end by discussing future work to extend our ideas to settings where the graph represented is larger-than-memory, and for implementing practical parallel dynamic graph algorithms, such as those proposed in the parallel Batch-Dynamic model.

Our Approach. In principle, representing graphs using purely-functional balanced search trees [1, 133] can satisfy both criteria. Such a representation can use a search tree over the vertices (the vertex-tree), and for each vertex store a search tree of its incident edges (an edge-tree). Because the trees are purely-functional, acquiring an immutable snapshot is as simple as acquiring a pointer to the root of the vertex-tree. Updates can then happen concurrently without affecting the snapshot. In fact, any number of readers (queries) can concurrently acquire independent snapshots without being affected by a writer. A writer can make an individual or bulk update and then set the root to
make the changes immediately and atomically visible to the next reader without affecting current active readers. A single update costs $O(\log n)$ work, and because the trees are purely-functional it is relatively easy and safe to parallelize a bulk update.

However, there are several challenges that arise when comparing purely-functional trees to compressed sparse row (CSR), the standard data structure for representing static graphs in shared-memory graph processing [149]. In CSR, the graph is stored as an array of vertices and an array of edges, where each vertex points to the start of its edges in the edge-array. Therefore, in the CSR format, accessing all edges incident to a vertex $v$ takes $O(\deg(v))$ work, instead of $O(\log n + \deg(v))$ work for a graph represented using trees. Furthermore, the format requires only one pointer (or index) per vertex and edge, instead of a whole tree node, which has much higher overhead due to pointers for the left and right children, as well as metadata needed to maintain balance information. Additionally, as edges are stored contiguously, CSR has good cache locality when accessing the edges incident to a vertex, while tree nodes could be spread across memory. Finally, each set of edges can be compressed internally using graph compression techniques [165], allowing massive graphs to be stored using just one or two bytes per edge [63]. This approach cannot be used directly on trees. This would all seem to put a search tree representation at a severe disadvantage.

We overcome these disadvantages of purely-functional trees by designing a purely-functional tree data structure that supports structural compression. Specifically, we propose a compressed purely-functional tree data structure that we call a $C$-tree, which addresses the poor space usage and locality of purely-functional trees. The $C$-tree data structure allows us to take advantage of graph compression techniques, and thereby store very large graphs on a single machine. The key idea of a $C$-tree is to chunk the elements represented by the tree and store each chunk contiguously in an array. Because elements in a chunk are stored contiguously, the structure achieves good locality. By ensuring that each chunk is large enough, we significantly reduce the space used for tree nodes. Although the idea of chunking is intuitive, designing a chunking scheme which admits asymptotically-efficient algorithms for batch-updates and also performs well in practice is challenging. We note that our chunking scheme is independent of the underlying balancing scheme used, and works for any type of element. In the context of graphs, because each chunk in a $C$-tree stores a sorted set of integers, we can compress by applying difference coding within each block and integer code the differences. We compare to some other chunking schemes, including $B$-trees [16] and ropes [5, 72, 38, 24] in Section 4.3 after presenting our approach.

### 4.1 Related Work

**Graph Streaming Systems.** Existing dynamic graph streaming frameworks can be divided into two categories based on their approach to ingesting updates. The first category processes updates and queries in phases, i.e., updates wait for queries to finish before updating the graph, and queries wait for updates to finish before viewing the graph. Most existing systems take this approach, as it allows updates to mutate the underlying graph without worrying about the consistency of queries [68, 69, 77, 186, 9, 155, 154, 153, 129, 46, 183, 174, 158, 44]. Hornet [44], one of the most recent systems in this category, reports a throughput of up to 800 million edges per second on a GPU with 3,840 cores (about twice our throughput using 72 CPU cores for similarly-sized graphs); however the graphs used in Hornet are much smaller that what Aspen can handle due to memory limitations of GPUs. The second category enables queries and updates to run concurrently by isolating queries to run on snapshots and periodically have updates generate new snapshots [50, 116, 89, 88].

Although we use purely functional trees to support snapshots, many other systems for supporting persistence and snapshots use version lists [18, 145, 65]. The idea is for each mutable value or pointer to keep a timestamped list of versions, and reading a structure to go through the list to find
the right one (typically the most current is kept first). LLAMA [116] uses a variation of this idea. However, it seems challenging to achieve the low space that we achieve using such systems since the space for such a list is large.

GraphOne [106] is a system developed concurrently with our work that can run queries on the most recent version of the graph while processing updates concurrently by using a combination of an adjacency list and an edge list. They report an update rate of 66.4 million edges per second on a Twitter graph with 2B edges using 28 cores; Aspen is able to ingest 94.5 million edges per second on a larger Twitter graph using 28 cores. However, GraphOne also backs up the update data to disk for durability.

**Time-Evolving Graph Processing.** There are also many systems that have been built for analyzing graphs over time [100, 81, 101, 123, 124, 82, 73, 148, 177, 182]. These systems are similar to processing graph streams in that updates to the graph must become visible to new queries, but are different in that queries can performed on the graph as it appeared at any point in time. Although we do not explore historical queries in our work at present, functional data structures are particularly well-suited for this task since it is easy to keep any number of persistent versions by keeping their roots.

**Graph Databases.** There has been significant research on graph databases (e.g., [43, 99, 156, 142, 105, 66, 130]). The main difference between graph-streaming and graph databases is that graph databases support transactions, i.e., multi-writer concurrency. A graph database running with snapshot isolation could be used to solve the same problem we solve. However, due to the need to support transactions, graph databases have significant overhead even for graph analytic queries such as PageRank and shortest paths. McColl et al. [118] show that Stinger is orders of magnitude faster than state-of-the-art graph databases.

### 4.2 Contributions

1. We will describe a practical compressed purely-functional data structure for search trees, called the \( C \)-tree. \( C \)-tree operations support batching and internal parallelism, and have strong theoretical bounds on work and depth.

2. We will present Aspen, a multicore graph-streaming framework built using \( C \)-trees that enables concurrent, low-latency processing of queries and updates, along with several algorithms using the framework. Aspen incorporates optimizations such as flat-snapshotting, which reduce the cost of accessing vertices for global graph algorithms. Aspen supports a superset of the graph processing primitives from Ligra, extending the Ligra interface with primitives for updating graphs.

3. We will perform an experimental evaluation of Aspen in a variety of regimes over graph datasets at different scales, including the WebDataCommons Hyperlink2012 graph (with over 200 billion edges), showing significant improvements over state-of-the-art graph-streaming frameworks, and modest overhead over static graph processing frameworks.

### 4.3 \( C \)-trees

We now provide some high-level intuition for \( C \)-trees, and illustrate some of their properties.

**Randomized Chunking.** The main idea of \( C \)-trees is to apply a chunking scheme over the trees to store multiple elements per tree-node. The chunking scheme takes the ordered set of elements to be represented and “promotes” certain elements to be heads, which are stored in a tree. The remaining elements are stored in tails associated with each tree node. To ensure that the same keys are promoted in different trees, a hash function is used to choose which elements are promoted. An
Figure 1: Subfigure (a) defines the C-tree data structure in an ML-like language. Subfigure (b) shows a purely-functional tree where each element in \( S \) is stored in a separate tree node. We color the elements in \( S \) that are sampled as heads yellow, and color the non-head elements gray. Subfigure (c) illustrates how the C-tree stores \( S \), given the heads. Notice that the C-tree has a chunk (the prefix) which contains non-head elements that are not associated with any head, and that each head stores a chunk (its tail) containing all non-head elements that follow it until the next head.

important goal for C-trees is to maintain similar asymptotic cost bounds as for the uncompressed trees while improving space and cache performance, and to this end we will describe theoretically efficient implementations of tree primitives in the thesis.

More formally. For an element type \( K \), fix a hash function, \( h : K \rightarrow \{1, \ldots, N\} \), drawn from a uniformly random family of hash functions (\( N \) is some sufficiently large range). Let \( b \) be a chunking parameter, a constant which controls the granularity of the chunks. Given a set \( E \) of \( n \) elements, we first compute the set of heads \( H(E) = \{ e \in E \mid h(e) \mod b = 0 \} \). For each \( e \in H(E) \) let its tail be \( t(e) = \{ x \in E \mid e < x < \text{next}(H(E), e) \} \), where \( \text{next}(H(e), e) \) returns the next element in \( H(E) \) greater than \( e \). We then construct a purely-functional tree with keys \( e \in H(E) \) and associated values \( t(e) \).

Thus far, we have described the construction of a tree over the head elements, and their tails. However, there may be a “tail” at the beginning of \( E \) that has no associated head, and is therefore not part of the tree. We refer to this chunk of elements as the prefix. We refer to either a tail or prefix as a chunk. We represent each chunk as a (variable-length) array of elements. As described later, when the elements are integers we can use difference encoding to compress each of the chunks. The overall C-tree data structure consists of the tree over head keys and tail values, and a single (possibly empty) prefix. Figure 1 illustrates the C-tree data structure over a set of integer elements.

Properties of C-trees. The expected size of chunks in a C-tree is \( b \) as each element is independently selected as a head under \( h \) with probability \( 1/b \). Furthermore, the chunks are unlikely to be much larger than \( b \) — in particular, a simple calculation shows that the chunks have size at most \( O(b \log n) \) with high probability, where \( n \) is the number of elements in the tree. Notice that an element chosen to be a head will be a head in any C-trees containing it, a property that simplifies the implementation of primitives on C-trees.
Space Savings. Consider the layout of a C-tree compared to a purely-functional tree. As mentioned earlier, we have that the expected number of heads is $O(n/b)$. Therefore, compared to a purely-functional tree, which allocates $n$ tree nodes, we reduce the number of tree nodes allocated by a factor of $b$. As each tree node is quite large (in our implementation, each tree node is at least 32 bytes), reducing the number of nodes by a factor of $b$ can significantly reduce the size of the tree, and the amount of space needed for tree nodes.

Key-Compression. In the case where the elements are integers, the C-tree data structure can exploit the fact that elements are stored in sorted order in the chunks to further compress the data structure. We apply a difference encoding scheme to each chunk. Given a chunk containing $d$ integers, $\{I_1, \ldots, I_d\}$, we compute the differences $\{I_1, I_2 - I_1, \ldots, I_d - I_{d-1}\}$. The differences are then encoded using a byte-code [165, 187]. We applied byte-codes due to the fact that they are fast to decode while achieving most of the memory savings that are possible using a shorter code [27, 187].

Note that in the common case when $b$ is a constant, the size of each chunk is small ($O(\log n)$ w.h.p.). Therefore, despite the fact that each chunk must be processed sequentially, the cost of the sequential decoding does not affect the overall work or depth of parallel tree methods. For example, mapping over all elements in the C-tree, or finding a particular element have the same asymptotic work as purely-functional trees and optimal ($O(\log n)$) depth. To make the data structure dynamic, chunks must also be recompressed when updating a C-tree, which has a similar cost to decompressing the chunks. In the context of graph processing, the fact that methods over a C-tree are easily parallelizable and have low depth lets us avoid designing and implementing a more complex parallel decoding scheme, like the parallel byte-code in Ligra+ [165].

Performing Updates. We provide a high-level description of how our batch update operation works. The main idea is to first design an implementation of split on C-trees. The split takes a C-tree, $T$ and an element $k$, and returns two C-trees, $L$, $R$, and a boolean $b$, where $L$ contains all elements less than $k$, $R$ consists of all elements greater than $k$, and $b$ indicates whether $k$ was present in $T$. Using split, generating a C-tree $C = A \cup B$ can be done by exposing one of the two C-trees (wlog $A$), which returns the element at the root of $A$’s tree, and splitting $B$ with respect to this element. This decomposes $B$ into all elements less than the root, and all elements greater than the root. The algorithm then recurses, with one recursive call unioning the root’s left subtree in $A$ and the left subtree from splitting $B$, and similarly with the right subtrees. Finally, the trees from the two recursive calls are merged using a join primitive. Since we store the elements which are sampled as heads in ordinary purely-functional trees, this approach can be implemented using the elegant join-based approach for purely functional trees introduced by Blelloch, Ferzovic, and Sun [29, 172]. We have left some important details out of the high-level description above, which make both the implementation and analysis of the approach more challenging. The main complication is to handle splitting chunks, and handle sending these chunks to the appropriate sub-problem in the recursive step. We will provide these details in the full thesis. Our update bounds can be summarized by the following theorem:

**Theorem 2.** Inserting or deleting a batch of $q$ elements into a C-tree of size $s$ can be performed in $O(b^2(k \log((n/k) + 1)))$ expected work and $O(b \log k \log n)$ depth w.h.p. where $k = \min(q, s)$ and $n = \max(q, s)$.

Relationship to Other Trees. Our data structure is loosely based on a previous sequential approach to chunking [26]. That approach was designed to be a generic addition to any existing balanced tree scheme for a dictionary and has overheads due to this goal.

Another option is to use $B$-trees [16]. However, the objective of a $B$-tree is to reduce the height of a search tree to accelerate searches in external memory, whereas our goal is to build a data structure...
**Figure 2:** This figure shows the difference between performing a single update in a $B$-Tree versus an update in a $C$-tree. The data marked in green is newly allocated in the update. Observe that updating single element in a $C$-tree in the worst-case requires copying a path of nodes, and copying a single chunk if the element is not a head. Updating an element in a $B$-tree requires copying $B$ pointers (potentially thousands of bytes) per level of the tree, which adds significant overhead in terms of memory and running time.

**Figure 3:** We illustrate how the graph (shown in subfigure (a)) is represented as a simple tree of trees (subfigure (b)) and as a tree of $C$-trees (subfigure (c)). As in Figure 1, we color elements (in this case vertex IDs) that are sampled as heads yellow. The prefix and tree in each $C$-tree are drawn as a tuple, following the datatype definition in Figure 1.

that stores contiguous elements in a single node to make compression possible. The problem with $B$-trees in our purely-functional setting is that we require path copying during functional updates, as illustrated in Figure 2. In our trees, this only requires copying a single binary node (32 or 40 bytes in our implementation) per level of the tree. For a $B$-tree, it would require copying $B$ pointers (potentially thousands of bytes) per level of the tree, adding significant overhead in terms of memory and running time.

There is also work on chunking of functional trees for representing strings or (unordered) sequences [5, 72, 38, 24]. The motivation is similar (decrease space and increase locality), but the fact they are sequences rather than search trees makes the tradeoffs different. None of this work uses the idea of hashing or efficiently searching the trees. Using hashing to select the heads has an important advantage in simplifying the code, and proving asymptotic bounds. Keeping the elements with internal nodes and using a prefix allows us to access the first $b$ elements (or so) in constant work.

### 4.4 Representing Graphs as Trees

**Representation.** An undirected graph can be implemented using purely functional tree-based data structures by representing the set of vertices as a tree, which we call the vertex-tree. Each vertex in the vertex-tree represents its adjacency information by storing a tree of identifiers of its adjacent neighbors, which we call the edge-tree. Directed graphs can be represented in the same way by simply storing two edge-trees per vertex, one for the out-neighbors, and one for the in-neighbors. The resulting graph data structure is a tree-of-trees that has $O(\log n)$ overall depth using any balanced tree implementation (w.h.p. using a treap). Figure 3 illustrates the vertex-tree
and the edge-trees for an example graph. We augment the vertex-tree to store the number of edges contained in its subtrees, which is needed to compute the total number of edges in the graph in $O(1)$ work. Weighted graphs can be represented using the same structure, with the only difference being that the elements in the edge-trees are modified to store an associated edge weight. We plan to integrate $C$-tree-based compression for the vertex-tree in ongoing work.

**Batch Updates.** Inserting and deleting edges are defined similarly, and so we only provide details for edge insertions. Let $A$ be the sequence (batch) of edge updates and let $k = |A|$. We first sort the batch of edge pairs using a comparison sort. Next, we compute an array of source vertex IDs that are being updated and for each ID, in parallel, build a tree over its updated edges. We can combine duplicate updates in the batch by using the duplicate-combining function provided by our $C$-tree constructor. Next, we insert a sequence of element updates into the vertex-tree with each $(source, tree)$ pair from the previous sequence. This operation combines existing values (edge-trees) with the new edge-trees by calling $Union$, the batch-update operation, on the old edge-tree and new edge-tree. The work and depth of this step can be easily upper-bounded based on our bounds for $C$-trees, as summarized by the following theorem:

**Theorem 3.** Inserting or deleting $k$ edges from a graph represented as a tree of $C$-tree can be done in $O(k \log n)$ expected work and $O(\log^3 n)$ depth w.h.p.

An interesting question is whether we can obtain good batch-bounds, of the sort that we obtained for $C$-tree batch-insertions, for edge insertions and deletions into a graph. This is something that we are studying in ongoing work, and such a result seems possible.

**Efficiently Implementing Graph Algorithms.** We now address how to efficiently implement graph algorithms using a tree of $C$-trees, mitigating the increase in access times due to using trees.

**Flat Snapshots for Global Graph Algorithms** Algorithms in our framework that use $EDGEMAP$ incur an extra $O(K \log n)$ factor in their work, where $K$ is the total number of vertices accessed by $EDGEMAP$ over the course of the algorithm. For an algorithm like breadth-first search, which runs in $O(m + n)$ work and $O(D \log n)$ depth for a graph with diameter $D$ using a static-graph processing framework [63], a naive implementation using our framework will require performing $O(m + n \log n)$ work (the depth is the same, assuming that $b$ is a constant).

Instead, for **global graph algorithms**, which we loosely define as performing $\Omega(n)$ work, we can afford to take a flat snapshot of the graph, which reduces the $O(K \log n)$ term to $O(K)$. The idea of a flat snapshot is very simple—instead of accessing vertices through the vertex-tree, and calling $Find$ for each $v$ supplied to $EDGEMAP$, we just precompute the pointers to the edge-trees for all $v \in V$ and store them in an array of size $n$. This can be done in linear work and $O(\log n)$ depth by traversing the vertex-tree once to fetch the pointers. By providing this array, which we call a flat snapshot to each call to $EDGEMAP$, we can directly access the edges tree in $O(1)$ work and reduce the work of $EDGEMAP$ on a vertexSubset, $U$, to $O(\sum_{u \in U} \deg(u) + |U|)$. In practice, using a flat snapshot speeds up BFS queries on our input graphs by an average of 1.26x.

**Local Algorithms** For local graph algorithms we often cannot afford to create a flat snapshot without a significant increase in the work. We observe, however, that after retrieving a vertex many local algorithms will process all edges incident to it. Because the average degree in real-world graphs is often in the same range or larger than $\log n$ (see Table 7), the logarithmic overhead of accessing a vertex in the vertex-tree in these graphs can be amortized against the cost of processing the edges incident to the vertex, on average.
The Aspen interface is an extension of Ligra’s interface. It includes the full Ligra interface—vertexSubsets, edgeMap, and various other functionality on a fixed graph. On top of Ligra, we add a set of functions for updating the graph—in particular, for inserting or deleting sets of edges or sets of vertices. We also add a flat-snapshot function. Aspen currently does not support weighted edges, but we plan to add this functionality using a similar compression scheme for weights as used in Ligra+ in the future. All of the functions for processing and updating the graph work on a fixed and immutable version (snapshot) of the graph. The updates are functional, and therefore instead of mutating the version, return a handle to a new graph. The implementation of these operations follow the description given in the previous sections.

Aspen is implemented in C++ and uses PAM [172] as the underlying purely-functional tree data structure for storing the heads. Our C-tree implementation requires about 1400 lines of C++, most of which are needed for implementing batch update operations. Our graph data structure uses an augmented purely-functional tree from PAM to store the vertex-tree. Each node in the vertex tree stores an integer C-tree storing the edges incident to each vertex as its value. We note that the vertex-tree could also be compressed using a C-tree, and plan to explore this idea in the full thesis. To handle memory management, our implementations use a parallel reference counting garbage collector along with a custom pool-based memory allocator. The pool-allocation is critical for achieving good performance due to the large number of small memory allocations in the functional setting. Although C++ might seem like an odd choice for implementing a functional interface, it allows us to easily integrate with PAM and Ligra. We also note that although our graph interface is purely-functional (immutable), our global and local graph algorithms are not. They can mutate local state within their transaction, but can only access the shared graph through an immutable interface.

### 4.6 Experimental Results

We now briefly present some of the main experimental results showing the advantages of our work. We use weight-balanced trees as the underlying balanced tree implementation for all purely-functional trees in this work [29, 172]. We use Aspen to refer to the system using C-trees and difference encoding within each chunk and explicitly specify other configurations of the system if necessary.

#### Graph Sizes

Table 7 lists the graphs we use, and shows the amount of memory required to represent real-world graphs in Aspen without compression, using C-trees, and finally using C-trees with difference encoding. In the uncompressed representation, the size of a vertex-tree node is 48 bytes, and the size of an edge-tree node is 32 bytes. On the other hand, in the compressed
representation, the size of a vertex-tree node is 56 bytes (due to padding and extra pointers for the prefix) and the size of an edge-tree node is 48 bytes. We calculated the memory footprint of graphs that require more than 1TB of memory in the uncompressed format by hand, using the sizes of nodes in the uncompressed format. We observe that by using $C$-trees and difference encoding to represent the edge trees, we reduce the memory footprint of the dynamic graph representation by 4.7–11.3x compared to the uncompressed format. Using difference encoding provides between 1.2–2.3x reduction in memory usage compared to storing the chunks in an uncompressed format. We observe that both using $C$-trees and compressing within the chunks is crucial for storing and processing our largest graphs in a reasonable amount of memory. We will present more detailed experimental analysis of the choice of chunk size, and its effect on graph algorithms in the thesis.

**Update Performance.** Table 8 shows the throughput (the number of edges processed per second) of performing batch edge insertions in parallel on varying batch sizes. The throughput for edge deletions are within 10% of the edge insertion times, and are usually faster. The running time can be calculated by dividing the batch size by the throughput. We observe that Aspen’s throughput seems to vary depending on the graph size. We achieve a maximum throughput of 442M updates per second on com-Orkut when processing batches of 2B updates. On the other hand, on the Hyperlink2012 graph, the largest graph that we tested on, we achieve 105M updates per second for this batch size. We believe that the primary reason that small graphs achieve much better throughput at the largest batch size is that nearly all of the vertices in the tree are updated for the small graphs. In this case, due to the asymptotic work bound for the update algorithm, the work for our updates become essentially linear in the tree size.

**Comparison with STINGER.** The results in Table 9 show the update rates for inserting directed edge updates in Stinger and Aspen. We observe that the running time for Stinger is reasonably high, even on very small batches, and grows linearly with the size of the batch. The Aspen update times also grow linearly, but are very fast for small batches. Perhaps surprisingly, our update time on a batch of 1M updates is faster than the update time of Stinger on a batch of 10 edges.
Other results. We will show the following additional results in the thesis:

- Algorithms implemented using Aspen, which include global graph algorithms such as breadth-first search, betweenness centrality, low-diameter decomposition, and maximal matching, as well as local graph algorithms, such as 2-Hop queries and local graph clustering queries are all scalable, achieving between 32–78x speedup across inputs.
- Updates and queries can be run concurrently in Aspen with only a slight increase in latency (about 3% in the worst case). The performance is measured while running a sequential update stream on a single hyper-thread, while the remaining hyper-threads are running a stream of parallel breadth-first search queries (one after the other).
- Aspen outperforms Stinger by 1.8–10.2x in terms of graph algorithm performance (running a breadth-first search from a given vertex), while using 8.5–11.4x less memory.
- Aspen outperforms LLAMA by 2.8–7.8x in terms of graph algorithm performance (running a breadth-first search from a given vertex) while using 1.9–3.5x less memory.
- Aspen is competitive with state-of-the-art static graph processing systems, including Ligra, GAP [17], and Galois [131], ranging from being 1.4x slower to 30x faster.

4.7 Proposed Work: Aspen Improvements, and extension to NVRAM

Finally, we end this section by discussing our ongoing effort to improve Aspen, and extend our work to settings where the dynamic graph we are streaming cannot fit within DRAM. We start by outlining some of the rough-edges around Aspen, and proposed fixes for these issues that will make our work more robust.

Deterministic vs. Random Updates. Blandford and Blelloch presented an elegant deterministic data structure for compact ordered sets [26]. An ordered set data structure represents a set $S$ of size $n$ from an ordered universe $U$ of size $m$. There is an information theoretic lower-bound, which says that any data structure representing such a set must use $\Omega(n \log \frac{m+n}{n})$ bits (since there are $\binom{m}{n}$ possible size-$n$ sets, one must take $\log \binom{m}{n}$ bits to represent such a set for the sparse and likely case when $n \leq m/2$). Suppose the information theoretic lower-bound for a data structure is $I$. A succinct data structure requires $I + o(I)$ space. A compact data structure requires $O(I)$ space, i.e., it is a constant-factor away from the information theoretic lower bound.

Blandford and Blelloch present a compact data structure for representing ordered sets, which requires space $O(n \log \frac{m+n}{n})$ bits. Their approach is based on performing a deterministic chunking of the input sequence, and using difference coding to represent the ordered sequence within every chunk. The approach is quite similar to the one we use in our $C$-trees (our work is inspired by this earlier work). A natural question then is whether we can obtain similar bounds as $C$-trees, while using a deterministic chunking scheme like the one in [26]. Adapting the scheme from [26] would give us a parallel compact ordered set data structure that supports batch-updates. Aside from being an interesting theoretical question, this could also have consequences for Aspen in practice, such as lowering Aspen’s memory usage, due to having the size of all blocks in the deterministic structure being within $B$ and $4B$ due to deterministic chunking. This would enable pool-allocation of every array size between $B$ and $4B$, avoiding wasting memory when allocating blocks for trees.

Batch Bounds for Graph Updates. Our bounds for graph updates currently require $O(k \log n)$ work (in expectation) to process a batch of $k$ edge updates (insertions or deletions). An interesting question is whether we can achieve a better batch bound, of the form $O(k \log (m/k + 1))$ which would be helpful when the batch size becomes large. The difficulty comes from the fact that we are using a two-level tree structure. Each edge-tree guarantees a batch-bound on its internal (at most $n$) edges, and the vertex-tree also guarantees a batch-bound on updates to the vertices, so intuitively one would expect such a bound to hold when performing $k$ arbitrary edge updates. The difficulty is
to handle the case where the $k$ updates are concentrated in a small number of edge-trees, and to argue that this does not hurt the overall work. Although understanding this question is probably more relevant in theory, it would be good to show that the graph data structures we design have stronger asymptotic properties when processing large batches of updates.

**Aspen on NVRAM.** Future systems are likely to contain a significant amount of NVRAM in addition to a smaller amount of DRAM. In such systems, assuming that the entire dynamic graph fits within the DRAM may be an unrealistic assumption. However, such systems are likely to still have a modest amount of DRAM—between 8–16x less DRAM than NVRAM for example. How do we design fast, provably-efficient, and NVRAM-friendly graph streaming systems in this new setting?

One idea is to use our $C$-tree approach to design a hybrid data structure that utilizes both DRAM and NVRAM. For simplicity, let us ignore the graph setting and suppose that we are just storing a dynamic dataset on a collection of elements that is too large to fit entirely within DRAM. Let $n$, the size of the tree, be larger than DRAM, and at most the size of the NVRAM. Suppose the NVRAM is 16x larger than DRAM, and that the NVRAM has an effective cache-line size of 256. Then, we can apply $C$-trees with a chunking parameter of 1024. Instead of storing tails in DRAM, we can store them in NVRAM. If each element requires four bytes to store, the expected size of a tail is 1024, which is larger than the effective cache-line size of the NVRAM device. The tree on the sampled elements will be stored in DRAM, and the value for each element stores a handle to a block allocated on NVRAM. Note that the tree portion of the $C$-tree contains $n/1024$ sampled elements in expectation, with the remaining elements stored in tails. Since vertex-tree nodes require 56 bytes (due to padding and pointers), the fraction of DRAM used for the vertex-tree is $(16/1024) \cdot 56 = .875$, which is within the bounds for our internal memory. We can likely make the vertex-tree node size 48, which would allow for a smaller block size when the data uses all of the NVRAM.

There are several desirable properties of this approach. First, finding a single element requires at most a single block read from NVRAM in the worst case (just one read in the case where the block size is the effective cache-line size). This is because a lookup first performs a tree-search on the tree stored in DRAM. If the key is found in the tree, the search can stop without fetching from NVRAM. Otherwise, there is exactly one block that needs to be read from NVRAM to detect whether the search-key is present or not. Second, note that a single update to a $C$-tree affects at most one block in terms of the elements contained in that block. Updating this block requires writing a new NVRAM block containing the elements of the old block, and the newly added element. The remaining blocks along the path to the affected block can all be copied, which require no NVRAM writes, and can be re-used. Note that avoiding NVRAM writes for path-copying requires storing the reference-count for a block in DRAM. Understanding whether such an optimization, which eliminates NVRAM writes during a path-copy in exchange for a small amount of metadata stored in DRAM is an interesting question. Finally, it would be very interesting to do a head-to-head comparison between our $C$-tree approach and highly optimized implementations of B-trees, as well as other tree data-structures, to better understand the design and performance of hybrid data structures that utilize both DRAM and NVRAM.

5 Proposed Schedule

- November–January: start work on polishing Aspen, and extending it to NVRAM (Section 4.7). Also survey low-outdegree orientation papers and try to obtain some results here (Section 3.5).
- December 1st: Submit the paper on connectivity benchmarking to VLDB (Section 2.6).
• February: If the connectivity benchmarking paper is rejected, submit it to the third deadline for SIGMETRICS. Also submit two to three papers not directly related to this thesis to SPAA and ICML, with co-authors. Consider submitting NVRAM graph algorithm paper to SPAA (Section 2.6).

• February: If we have results for low-outdegree orientation, consider writing them up for SPAA (Section 3.5).

• May: Submit Aspen on NVRAM paper to VLDB. If they reject, we can send it to PPoPP, followed by PLDI (Section 4.7).

• July: Submit $k$-truss work to KDD or VLDB. The results will be on massive graphs, using memory-efficient techniques that seem more broadly applicable than just for $k$-Truss (Section 2.6).

• July–October: work on writing thesis.

• October: Defend thesis.

6 Conclusion

How will this thesis answer the thesis statement put forth in Section 1? We want to understand whether shared-memory parallel graph algorithms can solve a diverse set of fundamental problems on large-scale static/dynamic/streaming graphs quickly, provably-efficiently, and scalably, at low cost, using a modest amount of computational resources.

It is hard to say what is fundamental, but one can measure the empirical importance of a problem by counting the number of papers written on the problem, or the number of papers that use the problem as an important sub-routine. By that measurement, many of the problems that we study in this thesis are surely important to the algorithms and parallel algorithms communities, if not fundamental. By virtue of running on the largest publicly available graphs, we will show that our results solve these problems on large-scale datasets. By comparing to the fastest state-of-the-art running times for various problems and benchmarks, we will have shown that our results are fast and scalable (using self-speedup, or speedup over the fastest sequential codes as the measure of scalability). Since our results all have good provable bounds on their work and depth we will show that they are all provably-efficient. Finally, since our results only use a single commodity multicore machine, of the sort one can easily rent using a cloud service for a few dollars an hour, our results will only use a modest amount of computational resources. I hope that this thesis will adequately defend this thesis statement and show that shared-memory technology is a promising path toward solving large-scale problems on massive graph datasets.

A Notation, Models, and Cost

Notation. We denote an unweighted graph by $G(V, E)$, where $V$ is the set of vertices and $E$ is the set of edges in the graph. A weighted graph is denoted by $G = (V, E, w)$, where $w$ is a function which maps an edge to a real value (its weight). The number of vertices in a graph is $n = |V|$, and the number of edges is $m = |E|$. Vertices are assumed to be indexed from 0 to $n − 1$. For undirected graphs we use $N(v)$ to denote the neighbors of vertex $v$ and $deg(v)$ to denote its degree. For directed graphs, we use in-$deg(v)$ and out-$deg(v)$ to denote the in and out-neighbors of a vertex $v$. We use $diam(G)$ to refer to the diameter of the graph, or the longest shortest path distance between any
vertex $s$ and any vertex $v$ reachable from $s$. $\Delta$ is used to denote the maximum degree of the graph. We assume that there are no self-edges or duplicate edges in the graph. We refer to graphs stored as a list of edges as being stored in the edgelist format and the compressed-sparse column and compressed-sparse row formats as CSC and CSR respectively.

Parallel Model. The parallel model used in this thesis is the TRAM, which can be understood to be roughly equivalent to the CRCW PRAM (it admits a cross-simulation with the CRCW PRAM, losing only an $O(\log^* n)$-factor in the depth). A program in the TRAM consists of a set of threads sharing an unbounded memory. Each process is essentially just a Random Access Machine—it runs a program stored in memory that uses standard RAM instructions and uses a constant number of registers. A computation terminates once a process calls an end instruction. A computation can be forked using the fork, which takes a positive integer $k$ and forks $k$ new child threads. Each child thread receives a unique identifier in $[1, \ldots, k]$ in a special register. When a process runs fork, it suspends until all children terminate. Note that whenever possible, we use $k = 2$ in our algorithms, and explicitly specify whenever this is not the case. We refer to [28] for more details about the model.

Parallel Cost Measures. A computation in the TRAM can be viewed as a series-parallel DAG in which each instruction is a vertex, sequential instructions are composed in series, and the forked subthreads are composed in parallel. The work of a computation is the number of vertices and the depth (span) is the length of the longest path in the DAG.

Ligra, Ligra+, and Julienne. We make use of the Ligra and Ligra+ frameworks for shared-memory graph processing in this thesis and review components from these frameworks here [162, 165]. Ligra provides data structures for representing a graph $G = (V, E)$, vertexSubsets (subsets of the vertices). We make use of the EDGEMAP function provided by Ligra, which we use for mapping over edges. EDGEMAP takes as input a graph $G(V, E)$, a vertexSubset $U$, and two boolean functions $F$ and $C$. EDGEMAP applies $F$ to $(u, v) \in E$ such that $u \in U$ and $C(v) = \text{true}$ (call this subset of edges $E_a$), and returns a vertexSubset $U'$ where $u \in U'$ if and only if $(u, v) \in E_a$ and $F(u, v) = \text{true}$. $F$ can side-effect data structures associated with the vertices. EDGEMAP runs in $O(\sum_{u \in U} \deg(u))$ work and $O(\log n)$ depth assuming $F$ and $C$ take $O(1)$ work. EDGEMAP either applies a sparse or dense method based on the number of edges incident to the current frontier. Both methods run in $O(\sum_{u \in U} \deg(u))$ work and $O(\log n)$ depth. We note that in our experiments we use an optimized version of the dense method which examines in-edges sequentially and stops once $C$ returns false. This optimization lets us potentially examine significantly fewer edges than the $O(\log n)$ depth version, but at the cost of $O(\in-deg(v))$ depth.

Experimental Setup. The experiments reported in this thesis are run on a 72-core Dell PowerEdge R930 (with two-way hyper-threading) with 4 × 2.4GHz Intel 18-core E7-8867 v4 Xeon processors (with a 4800MHz bus and 45MB L3 cache) and 1TB of main memory. Our programs use Cilk Plus to express parallelism and are compiled with the g++ compiler (version 7.3.0) with the -03 flag. By using a work-stealing scheduler, like the one implemented in Cilk, we are able obtain an expected running time of $W/P + O(D)$ for an algorithm with $W$ work and $D$ depth on $P$ processors [37]. We note that our programs use a work-stealing scheduler that we implemented, based on the algorithm of Arora et al. [13]. For the parallel experiments, we use the command numactl -i all to balance the memory allocations across the sockets. All of the speedup numbers we report are the running times of our parallel implementation on 72-cores with hyper-threading over the running time of the implementation on a single thread.
References


Neo4j.


W. Pan, T. Xie, and X. Song. Hart: A concurrent hash-assisted radix tree for dram-pm hybrid memory systems. In IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2019.


D. P. Reed. Naming and synchronization in a decentralized computer system, 1978.


